

Parker Mosman, Hybrid Controls

Khaldoun Albarazi, STMicroelectronics









- eTPU / GTM Overview
- Feature Comparisons
 - Basic I/O
 - Angle Clock Generation
 - Mixed Domain Operations
- GTM Demonstration Material
 - Flywheel Simulator
 - Crank Synchronization
 - 8 Cylinder Fuel Injection
 - Angle Synchronous ADC

• ST Support Infrastructure









- Generic timed input/output hardware connected to a powerful processing core
- Derives function and flexibility from user defined microcode
- Non-deterministic response: shared processing resources require worst-case latency analysis
- Requires user written microcode for any implementation
- Vendor specific IP



eTPU Overview 3











- Many specialized hardware blocks with dedicated functionalities
- Flexibility offered through hardware configuration (as memory mapped peripheral)
- Strongly deterministic response: ARU limits, but guarantees, worst case response time
- Many implementations do not require any **GTM-specific microcode**
 - Generic processing units are available for tasks which require this complexity/flexibility
- Vendor Independent IP



GTM Overview 4







ATOM0_OUT ATOM1_OUT ATOM2_OUT ATOM3_OUT ATOM4_OUT ATOM5_OUT ATOM6_OUT ATOM7_OUT ATOM8_OUT

Drastically different hardware = Drastically different solutions

- eTPU implementations are software-centric
- GTM implementations are typically hybrid solutions
- Classical porting from one to the other is <u>not possible</u>
 - Much larger effort than simply recompiling source code
 - Must begin at ECU hardware design time
- Some GTM applications will require no microcode development
 - Those that do, require substantially different software design to effectively leverage processing resources
- Strong determinism impacts your design approach



Migration Overview 5











GTM Hardware Overview



XHYCON



Advanced Routing Unit (ARU)

- A central piece of hardware which connects nearly every submodule to each other
 - Connections are arbitrary, and created by user configuration
 - All transfers are point-to-point
 - Facilitates 100% hardware solutions
- Uses a 53-bit data frame
 - Two 24-bit payloads and 5 control/status bits
 - Most submodules send/receive fixed format frames
- Operates in a strongly deterministic fashion
 - Each destination given equal time under all conditions
 - Thus, worst case latency is known at system design time
 - Eliminates stack-up analysis!









Each MCS submodule has 8 channels (i.e. threads)

- Threads share processing hardware, but have unique register files
- Only one thread can execute at a time
- Pseudo-parallel execution delivered at 1/9th the system frequency (scheduling mode dependent)

MCS submodules are 100% independent from each other

- True parallel execution
- Separate program and data memory
- Can utilize unique scheduling modes
- Typical MCS applications:
 - Cam/crank synchronization
 - Fuel injection command generation
 - Spark ignition command generation

Use of MCS is entirely optional!



Multi Channel Sequencer (MCS)







Input and Output Modules (TIM/TOM/ATOM) ⁹

Timer Input Module (TIM) offers a high degree of configurability

- Operate in parallel to the CPU
- Are ARU-connected with highly configurable payloads
- Able to manage signal timeout and resynchronization autonomously
- Can be controlled by MCS or host CPU

Timer Output Module (TOM) is primarily used for simple PWM generation

- Are <u>not</u> ARU-connected
- Have only 16-bit resolution
- Can be controlled by MCS (bus master interface only) or host CPU

ARU-connected TOM (ATOM) is used for arbitrary waveform generation

- Operates in mixed domain (e.g. time and angle)
- Have 24-bit resolution and perform signed comparisons
- Can source data from GTM FIFO to automatically generate complex waveforms in hardware
- Can be controlled by MCS or host CPU







Example: Hardware Driven Signal Generation 10









TIM module 0 is special, and is utilized in generating the angle clock

• The MAP module specifies which TIM0 channel should be used

The DPLL module is comprised of custom DSPs and a fixed algorithm

- Frequency multiplies the input of the TIMO channel selected by MAP
- Can achieve up to 1024 subdivisions of the input pattern
- Uses this sub-increment clock to generate the angle clock
- Operates in parallel to host CPU and MCS
- DSP algorithm can be configured, but not modified

The TBU generates up to 3 time bases globally available in the GTM

- TBU_TS0 is always a free-running time-related time base
- TBU_TS1 & 2 can be configured to be an angle-related time base (i.e. angle clock)
- TBU_TS3 provides absolute position within working cycle to the host CPU



Angle Clock Generation 11







- ATOM and MCS have visibility to the TBU, and therefore can take action in the angle domain
- ATOM performs output transitions based on time and/or angle
 - Configurable matching patterns (e.g. time only, angle only, time then angle, etc.)
 - Performs signed comparisons for "in the past" detection
- MCS can observe TBU_TS1/2
 - Can issue commands in angle domain (e.g. ATOM match, host interrupt, etc.)
- Position Minus Time (PMT/DPLL action channels)
 - DPLL can be used to perform mixed domain predictions
 - MCS or host CPU specify an angle and a time duration before that angle
 - PMT computes the angle clock value of the event and time until the event will occurs
 - Compensates for engine dynamics, and is enhanced with every new timing event
 - Use case: Computing start time for ignition coil dwell



Angle Synchronous Events 12







ST & HyCon Training Exercise Overview







Exercise 3: Crank Position Sensor Simulation 14





XHYCON



Exercise 4: Crank Synchronization 15





XHYCON



Exercise 5: Gasoline Direct Injection 16





8x Injection Commands











Exercise 5 Results: Gasoline Direct Injection 18



Ex5, 3000rpm, 8cyl x 8inj x 250usec





Ex5, 3000 rpm, 1cyl x 8inj x 250usec





Exercise 6 Results: Angle Synchronous ADC 19

Core2 Symbols 💷 👎 🗙	Watch View1 UEC Configuration Controller0_NexusTrace		→ X
T :	Name	Value	Value2
	EX3_TARGET_ENGINE_SPEED	1000	0x3E8
Em Source files	EX5_PULSE_TRAINS	0x400624CC	
	EX5_PULSE_MASKS EX5_PULSE_MASKS EX5_PULSE_MASKS	0x400626CC	
		0xF7D480A4	
	TIM0_CH2_LATCHED_TIMESTAMP	0	0x0
Data Breakpoints	TIM0_CH1_MEAS_DUTY_CYCLE	4980	0x1374
Ereakpoints	TOM0_CH15_DUTY_CYCLE	32768	0x8000
	EX6_SDADC_RESULT_MIRROR	0x7E91	0x7E91
	EX6_REQUEST_CONTINUOUS_CONVERSION	0x1	0x1
	EX6_REQUEST_CONVERSION	0x0	0x0
	EX6_CONVERSION_COMPLETE	0x0	0x0
	EX6_NUM_OF_SAMPLES	720	0x2D0
	EX6_SAMPLE_SPACING_IN_TICKS	42	0x2A
	EX6_START_ANGLE	-36000	0xFFFF7360
		0x400626EE	
		0xF7D5003C	
	<new variable=""></new>		
Core2 Symbols			
			01 EX6 SDADC RESULT BUFFER
30041.00			
27315.00-			<u> </u>
24589.00-	╶┡┊╴┨╌╶╉╌╌╆╶┊╄╌╌┟┊╌┡╌╴╢╌╶╢╌┪╢╌╢╢┊╌┝╶╌╠╶╌╢╌┊╢╴╴╢╬╌╢╴╌╠╌╌┝╌┊╽╌╴┡┊╴┨╴╴┫┊╴╢╴╢┥╴╢╴╢╴╢╴╢╴╢╴╢╴╢╴╢╴╢		-{- b b - b f f f
21863.00-			/
19137.00-			
12685 00			
10959.00-			A
8233.00-	- 4 & - 4 4 4 4 & - 4 4 4 4 6 6 6 6 6 6 7 - 8 - 4 - 9 6 - 7 - 9 - 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 - 9 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	}	······································
5507.00	- 1 * - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	}	\$* • • • • • • • • • • • • • • • • • • •
2781.00	- 4		
2874.00			
0 20 40 60 80	100 120 140 160 180 200 220 240 260 280 300 320 340 360 380 400 420 440 460 480	500 520 540 560 580 600 620 6	40 660 680 700











ST & HyCon Have You Covered!







32bit Automotive Microcontroller Roadmap





Complex Timer Integration





Complete Development Ecosystem

Training

- ST has partnered with HyCon to develop a full spectrum GTM training course based on ST SPC58x microcontrollers
- The training includes a set of hands-on labs that emulates real, practical use cases of the GTM
- Covered topics include:
 - Top level architecture and submodules
 - Assembly & C MCS programming
 - DPLL configuration and runtime management
 - Safety critical functions
 - Advance debugging and data tracing





GTM Support 22

ST Tools & Support via Partners Network







Thank You!



