

GTM Optimization of Electric Motor Algorithms

Robert Kearney & Robert Valascho




- 1 Common Motor Algorithms
- 2 MCS Implementation
- 3 Program Flow
- 4 MCS Improvements in GTM 1.x (A1G) -> 3.x (A2G)
- 5 Aurix Benchmark 1G ---> 2G ---> 2G w/ MCS
- 6 Future Optimizations

Common Motor Control Algorithms


- › Trapezoidal Control
 - Block Commutation
 - Hall Effect sensors
 - 120 degree commutation scheme
- › Sinusoidal Control
 - High precision feedback
 - Resolver
 - Encoder
 - Magnetic Sensor
- › **Field Oriented Control For PMSM Motors**
 - **Space Vector Modulation**
 - **High Efficiency**
 - **Reduced Torque Ripple**

CPU cycles

A1G 200/300MHz, A2G 300MHz




- › Graph shows implementation of common motor transforms on different Aurix™ series devices
- › SVM Algorithm is largest consumer of utilization
- › SVM is essentially signal conditioning, and is a fitting task for MCS to handle
- › How much can we save by offloading SVM?




Space Vector Modulation (SVM) Overview

- > We can use current/flux space vectors to transform the individual stator currents (i_u , i_v & i_w) into a space vector
- > Similarly the vector summation of v_d & v_q is a voltage space vector v_s
- > But how can we turn v_s into duty cycles or ON-times for the phase U, V, and W half bridges?
 - Project v_s onto the various switching states of the inverter
 - The length of the projections correspond to the time each switching state should be active
 - Be careful, the u , v & w axes are not orthogonal



Space Vector Modulation (SVM) Calculations

- > The length of the projections of v_s onto the two closest switching states represents the time to apply each switching state
 - e.g. Apply switching state u_1 for $t_1 \cdot T_{PWM}$ sec, u_2 for $t_2 \cdot T_{PWM}$ sec
 - Apply one of the zero vectors (u_0 or u_7) for the remainder of the PWM period ($t_0 \cdot T_{PWM}$)
- > If v_s lies outside of the first sector, then subtract 60° until it is in the first sector



$$\begin{bmatrix} T_u \\ T_v \\ T_w \end{bmatrix} = \begin{bmatrix} 2 \cdot (T_k + T_{k+1}) + T_0 \\ 2 \cdot T_{k+1} + T_0 \\ T_0 \end{bmatrix} \begin{bmatrix} t_1 \\ t_2 \\ t_3 \end{bmatrix}$$




Figure 9: Timing diagram for voltage vector in sector 1

Space Vector Modulation (MCS Implementation)


MCS RAM Variables..Initialization

```
mcs0_ch0_ramBuffer:
atom_pwmhl:
mcs0_ch0_ramBuffer_ctrl: .var 0
    ; bit 0: if set, SVM is computed from 'm'
    ; bit 1: if set, PWM is updated from 'ton'
mcs0_ch0_ramBuffer_channelCount: .var 0
mcs0_ch0_ramBuffer_glbCtrlDisableUpdate: .var 0
mcs0_ch0_ramBuffer_glbCtrlEnableUpdate: .var 0
mcs0_ch0_ramBuffer_period: .var 0
mcs0_ch0_ramBuffer_trigger: .var 0
mcs0_ch0_ramBuffer_minPulse: .var 0
mcs0_ch0_ramBuffer_maxPulse: .var 0
mcs0_ch0_ramBuffer_ton: .var 0
. . . . .
. . . . .
. . . . .
mcs0_ch0_ramBuffer_addrGlbCtrl: .var 0
mcs0_ch0_ramBuffer_addrSrPeriod: .var 0
mcs0_ch0_ramBuffer_addrSrTrigger: .var 0
mcs0_ch0_ramBuffer_addrSr: .var 0
. . . . .
. . . . .
. . . . .
mcs0_ch0_ramBuffer_m: ; DEBUG ONLY
. . . . .
. . . . .
mcs0_ch0_ramBuffer_runTimeSvm: .var 0
mcs0_ch0_ramBuffer_runTimePwmUpdate: .var 0

mcs0_ch0_ramBuffer_end:
```

Tricore Initialization..MCS RAM Pointer

```
typedef struct
{
    uint32 ctrl;
    uint32 channelCount;
    uint32 glbCtrlDisableUpdate;
    uint32 glbCtrlEnableUpdate;
    uint32 period;
    uint32 trigger;
    uint32 minPulse;
    uint32 maxPulse;
    uint32 ton[IFXGTM_ATOM_PWMHL_MAX_NUM_CHANNELS];
    uint32 addrGlbCtrl;
    uint32 addrSrPeriod;
    uint32 addrSrTrigger;
    uint32 addrSr[IFXGTM_ATOM_PWMHL_MAX_NUM_CHANNELS];
    fract mReal;
    fract mImag;
    sint32 runTimeSvm;
    sint32 runTimePwmUpdate;
}McsPwmHl;
McsPwmHl *mcsPwmHlData = NULL;
```



Pointer Reflects
MCS RAM Buffer

Init of MCS RAM

```
boolean App_initMcsData(App *app)
{
    int i = 0;
    /* Init mcs variables */
    mcsPwmHlData = (McsPwmHl *)&pGtmMcsMem[LABEL_MCSX_ATOM_PWMHL];
    mcsPwmHlData->ctrl = 0;
    mcsPwmHlData->channelCount = app->drivers.pwmDriverDtm.base.channelCount;
    mcsPwmHlData->glbCtrlDisableUpdate = app->drivers.timerDriver.agcDisableUpdate;
    mcsPwmHlData->glbCtrlEnableUpdate = app->drivers.timerDriver.agcApplyUpdate;
    mcsPwmHlData->period = IfxGtm_Atom_Timer_getPeriod(&app->drivers.timerDriver);
    mcsPwmHlData->trigger = IfxGtm_Atom_Timer_getTrigger(&app->drivers.timerDriver);
    mcsPwmHlData->minPulse = app->drivers.pwmDriverDtm.base.minPulse;
    mcsPwmHlData->maxPulse = app->drivers.pwmDriverDtm.base.maxPulse;
    for (i=0;i<IFXGTM_ATOM_PWMHL_MAX_NUM_CHANNELS;i++)
    {
        mcsPwmHlData->ton[i] = 0;
        mcsPwmHlData->addrSr[i] = 0;
    }


    // Manual mapping. FIXME implement API for automated mapping using table
    mcsPwmHlData->addrGlbCtrl = MCS_BM_ATOM_AGC_GLB_CTRL;
    mcsPwmHlData->addrSrPeriod = MCS_BM_ATOM_CH4_SR0;
    mcsPwmHlData->addrSrTrigger = MCS_BM_ATOM_CH4_SR0;
    mcsPwmHlData->addrSr[0] = MCS_BM_ATOM_CH5_SR0;
    mcsPwmHlData->addrSr[1] = MCS_BM_ATOM_CH6_SR0;
    mcsPwmHlData->addrSr[2] = MCS_BM_ATOM_CH7_SR0;
    mcsPwmHlData->mReal = 0;
    mcsPwmHlData->mImag = 0;
}

return TRUE;
```


Space Vector Modulation (MCS Implementation)

```
void SpaceVectorModulation(Vs, Switching_Period, GTM_Channels)
{
    // Determine 60 degree segment to decide U,V,W role
    // Calculate T_k, and T_{k+1}
    // Convert T_k, and T_{k+1} to U, V, and W Switching Times
    // Physically Update the SRx Registers of the PWM Timers
    // *BWRI improvement, over ARU
}
```


SpaceVectorModulation(V_s , Switching Period, GTM_Channels)




Determine 60 degree segment to decide U,V,W role



Calculate T_k , and T_{k+1}



Convert T_k , and T_{k+1} to U, V, and W Switching Times




Physically Update the SRx Registers of the PWM Timers

**BWRI improvement, over ARU*

GTM (Generic Timer Module)

AURIX2G - GTM V3.1.x



- › GTM 3.1.5.x is logically divided in **Clusters**
- › The first **5** clusters (0-4), can work up to **200MHz**
- › The DTM numbering is changed. They are grouped in **CDTM_x** modules (Cluster Dead Time Module)
- › New **CCM_x** Modules (Cluster Configuration Module)
 - › Cluster Clock Frequency
 - › Module Clock Gating
 - › MCS bus master observation
 - › Address Range Protection
- › ARU Routing extended
- › MCS Instructions set Increased
- › New **MCS Bus** inside every cluster

AURIX vs AURIX2G GTM Wrapper Major Changes



Aurix vs Aurix 2G

GTM2PORTS

4 selectable
GTM OUTs
for every
PORT

12
selectable
GTM OUTs
for every
PORT

ADC/DSADC

2 Selectable
Triggers to
ADC

5 Selectable
Triggers to
ADC

**MCS
Connections
to ADC**


None

MCS 0 – 4
Result for
DSADC and
SARADC

Port	TOUT	Output Timer Mapped (TOUTSELn in = 0-33)											
		A	B	C	D	E	F	G	H	I	J	K	L
P00	TOUT_8	TOM0_0	ATOM_0	ATOM_1	TOM0_1	TOM0_2	TOM0_3	TOM0_4	TOM0_5	ATOM_1	ATOM_2	ATOM_3	Reser ved
P01	TOUT_9	TOM1_0	ATOM_1	ATOM_2	TOM1_1	TOM1_2	TOM1_3	TOM1_4	TOM1_5	ATOM_2	ATOM_3	ATOM_4	Reser ved
P02	TOUT_10	TOM2_0	ATOM_2	ATOM_3	TOM2_1	TOM2_2	TOM2_3	TOM2_4	TOM2_5	ATOM_3	ATOM_4	ATOM_5	Reser ved
P03	TOUT_11	TOM3_0	ATOM_3	ATOM_4	TOM3_1	TOM3_2	TOM3_3	TOM3_4	TOM3_5	ATOM_4	ATOM_5	ATOM_6	Reser ved
P04	TOUT_12	TOM4_0	ATOM_4	ATOM_5	TOM4_1	TOM4_2	TOM4_3	TOM4_4	TOM4_5	ATOM_5	ATOM_6	ATOM_7	Reser ved
P05	TOUT_13	TOM5_0	ATOM_5	ATOM_6	TOM5_1	TOM5_2	TOM5_3	TOM5_4	TOM5_5	ATOM_6	ATOM_7	ATOM_8	Reser ved
P06	TOUT_14	TOM6_0	ATOM_6	ATOM_7	TOM6_1	TOM6_2	TOM6_3	TOM6_4	TOM6_5	ATOM_7	ATOM_8	ATOM_9	Reser ved
P07	TOUT_15	TOM7_0	ATOM_7	ATOM_8	TOM7_1	TOM7_2	TOM7_3	TOM7_4	TOM7_5	ATOM_8	ATOM_9	ATOM_10	Reser ved
P08	TOUT_16	TOM8_0	ATOM_8	ATOM_9	TOM8_1	TOM8_2	TOM8_3	TOM8_4	TOM8_5	ATOM_9	ATOM_10	ATOM_11	Reser ved
P09	TOUT_17	TOM9_0	ATOM_9	ATOM_10	TOM9_1	TOM9_2	TOM9_3	TOM9_4	TOM9_5	ATOM_10	ATOM_11	ATOM_12	Reser ved
P10	TOUT_18	TOM10_0	ATOM_10	ATOM_11	TOM10_1	TOM10_2	TOM10_3	TOM10_4	TOM10_5	ATOM_11	ATOM_12	ATOM_13	Reser ved
P11	TOUT_19	TOM11_0	ATOM_11	ATOM_12	TOM11_1	TOM11_2	TOM11_3	TOM11_4	TOM11_5	ATOM_12	ATOM_13	ATOM_14	Reser ved

Legacy mapping
New mapping



GTM to EVADC triggers						
Trig 0	Trig 1	Trig 2 (also 33a)	Trig 3	Trig 4	Trig 0 (33a)	Trig 1 (33a)
SR0/2/2	SR0/2/2	SR0/2/2	SR0/2/2	SR0/2/2	SR0/2/2	SR0/2/2
No trigger	No trigger	No trigger	No trigger	No trigger	No trigger	No trigger
TOM0_6	TOM1_6	TOM0_3	TOM0_3	TOM0_3	TOM0_1	TOM1_1
TOM0_7	TOM1_7	TOM0_4	TOM0_4	TOM0_4	TOM0_2	TOM1_2
TOM0_13	TOM1_13	TOM0_5_N	TOM0_5_N	TOM0_5_N	TOM0_3	TOM1_3
TOM0_14	TOM1_14	TOM0_6_N	TOM0_6_N	TOM0_6_N	TOM0_4	TOM1_4
ATOM0_4	ATOM1_4	TOM0_7	ATOM2_3	TOM0_7	TOM0_5	TOM1_5
ATOM0_5	ATOM1_5	TOM0_11	ATOM2_5_N	TOM0_11	TOM0_6	TOM1_6
ATOM0_6	ATOM1_6	TOM0_15	ATOM2_12	TOM0_15	TOM0_7	TOM1_7
ATOM0_7	ATOM1_7	TOM1_3	ATOM3_4	TOM1_3	TOM0_8	TOM1_8
ATOM1_4	TOM0_14	TOM1_4	ATOM3_5_N	TOM1_4	TOM0_9	TOM1_9
ATOM1_5	TOM0_15	TOM1_5_N	ATOM3_7	TOM1_5_N	TOM0_10	TOM1_10
ATOM1_6	ATOM0_4	TOM1_6_N	ATOM4_3	TOM1_6_N	TOM0_11	TOM1_11
ATOM1_7	ATOM0_5	TOM1_7	ATOM4_4	TOM1_7	TOM0_12	TOM1_12
ATOM2_4	ATOM0_6	TOM1_11	ATOM5_5_N	ATOM4_5_N	TOM0_13	TOM1_13
ATOM2_7	ATOM0_7	TOM1_15	ATOM7	ATOM7	TOM0_14	TOM1_14
TOM2_13	TOM3_13	TOM2_14	TOM3_14	TOM3_14	TOM0_15	TOM1_15



Specific Advantages for Motor Control

> Motor Control

- New Up-Down Mode
- DTM usage with Trigger to ADC




Benchmark Results


A1G 200Mhz, A2G 300Mhz



- MCS PWM update run time: 3.6us
- MCS SVM compute run time: 1.6us




Future Optimizations



- > Today's GTM demo implementation just includes MCS management for the Space Vector Modulation Algorithm.
- > In theory, with the expansion of MCS capabilities in > GTM 3.1.x, we could implement the entire FOC algorithm on the MCS core

- > TC3xx devices feature direct access features to feedback peripherals, such as ADC, which will give direct hard real-time paths to the "sense" half of FOC control.
- > This will increase possibilities to directly offload the TriCore CPU.





Part of your life. Part of tomorrow.

