

# **GTM-IP Application note**

AN020 – MCS Mutex implementation

# Table of contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
1.1	Problem description	3
1.2	Outline	3
<b>2</b>	<b>MCS Mutex implementation</b>	<b>4</b>
2.1	Idea	4
2.2	Resource consumption	4
2.2.1	MCS[i]_STRG Register organization	4
2.2.2	MCS[i]_CTRG Register organization	5
2.2.3	MCS Memory cell layout	5
2.3	Implementation	6
2.3.1	MCS_Gatekeeper	6
2.3.2	Implementation pattern for MCS_Workers	7
2.3.3	Timing considerations	9
<b>3</b>	<b>References</b>	<b>10</b>
<b>4</b>	<b>General Information about this document</b>	<b>11</b>
4.1	LEGAL NOTICE	11
4.2	Revision History	12

# 1 Introduction

This application note describes methods to implement a mutual exclusion mechanism for concurrent running MCS channels which share a common resource. The exclusive usage of this shared resource is established by the implementation of a mutex, which has to be requested by an MCS channel, when he enters a code part (critical region), where he wants to access the shared resource.

The application note is applicable for GTM-IP starting from generation 1.

## 1.1 Problem description

The Multi Channel Sequencer (MCS) is a generic data processing module that is connected to the ARU. The MCS can do calculations on incoming signals and can generate complex output signals in a programmable manner. The MCS consists of several distinct channels, each with its own register set. The channels run in concurrent manner and share common resources like the ALU, the AEI-bus and MCS-memory. To access shared resources in a deterministic manner and to exclude race conditions, a semaphore mechanism is needed.

Actually, there is no dedicated HW-support to implement a semaphore mechanism for concurrent tasks within the MCS itself. Therefore, an alternative approach is needed to establish access to shared resources.

## 1.2 Outline

This application note describes an alternative approach for accessing a shared resource from different MCS channels. The solution uses a SW-mutex implemented with one dedicated MCS channel. This solution is described in section 2.

## 2 MCS Mutex implementation

### 2.1 Idea

Since there is no HW-support for mutual exclusion access to shared resources within MCS, other solutions have to be applied. For the implementation of a mutex mechanism, MCS internal resources like registers and memory can be used. The idea is to have one dedicated MCS channel which handles access to the shared resource. This dedicated channel is called *MCS\_Gatekeeper* further on.

The other channels, called *MCS\_Workers* further on, execute the application code and apply for access to the shared resource through a special register. They then monitor a memory cell for receiving access to the shared resource. For requesting the shared resource a dedicated bit in the MCS[i]\_STRG register is used. For freeing the resource, the MCS[i]\_CTRG register is used.

### 2.2 Resource consumption

Resource	Description
MCS Channel	One dedicated MCS channel is needed for administration of the shared resource. This should be the only task of this channel. The channel is called <i>MCS_Gatekeeper</i> .
STRG Register bit field	A bit field with adjacent bits in the global register MCS[i]_STRG is needed for requesting access to the shared resource by the <i>MCS_Workers</i> . There is one dedicated bit needed for each worker, which wants to access the shared resource. Table 2.2 shows an example for three concurrent <i>MCS_Workers</i> and their corresponding bits in MCS[i]_STRG register.
CTRG Register bit field	A bit field with adjacent bits in the global register MCS[i]_CTRG is needed for freeing up the shared resource for other <i>MCS_Workers</i> . There is one dedicated bit needed for each worker. The <i>MCS_Worker</i> writes a '1' to its corresponding bit to free the resource. Table 2.3 shows an example for three concurrent <i>MCS_Workers</i> and their corresponding bits in MCS[i]_CTRG register.
MCS Memory cell	One dedicated MCS memory cell of 32 bit width is needed. This memory cell is used by the <i>MCS_Gatekeeper</i> to inform <i>MCS_Workers</i> if they can enter the critical region or not. Table 2.4 shows an example layout of the memory cell for three concurrent <i>MCS_Workers</i> .

**Table 2.1: Resource consumption**

#### 2.2.1 MCS[i]\_STRG Register organization

31	30	29	29	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Reserved									TRG23	TRG22	TRG21	TRG20	TRG19	TRG18	TRG17	TRG16	TRG15	TRG14	TRG13	TRG12	TRG11	TRG10	TRG9	TRG8	TRG7	TRG6	TRG5	TRG4	TRG3	TRG2	TRG1	TRG0	
R									RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW														
0x00									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 2.2: Example of MCS[i]\_STRG resource consumption for three MCS\_Workers**

The bits TRG4, TRG5, and TRG6 of register MCS[i]\_STRG are used in this example by the MCS\_Workers to request access to a shared resource. Setting the corresponding bit to '1' signals a request for accessing the resource. The MCS\_Gatekeeper reads the MCS[i]\_STRG register to determine channels, requesting access. Ownership of the shared resource has to be requested by setting this bit and the shared resource must not be used by the MCS\_Worker before the MCS\_Gatekeeper granted the ownership.

**2.2.2 MCS[i]\_CTRG Register organization**

31	30	29	29	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Reserved								TRG23	TRG22	TRG21	TRG20	TRG19	TRG18	TRG17	TRG16	TRG15	TRG14	TRG13	TRG12	TRG11	TRG10	TRG9	TRG8	TRG7	TRG6	TRG5	TRG4	TRG3	TRG2	TRG1	TRG0				
R								RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW														
0x00								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 2.3: Example of MCS[i]\_CTRG resource consumption for three MCS\_Workers**

The bits TRG4, TRG5, and TRG6 of register MCS[i]\_CTRG are used in this example by the MCS\_Workers to return the ownership of the shared resource to the MCS\_Gatekeeper. By writing a '1' to its corresponding trigger bit, the MCS\_Worker can free the shared resource. The trigger bit is also cleared in the MCS[i]\_STRG register, which informs the MCS\_Gatekeeper, that he can give the shared resource to another MCS channel, requesting the resource. The MCS[i]\_CTRG register bit is to be set by a MCS\_Worker, after leaving the critical region, where the shared resource was accessed. Otherwise, the shared resource will never be assigned to another MCS\_Worker by the MCS\_Gatekeeper.

**2.2.3 MCS Memory cell layout**

31	30	29	29	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24	Bit 23	Bit 22	Bit 21	Bit 20	Bit 18	Bit 18	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW																					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Table 2.4: MCS Memory cell for usage with three MCS\_Workers**

Each MCS\_Worker competing for a shared resource owns one bit of the MCS memory cell. The MCS\_Gatekeeper uses this memory location to inform the MCS\_Workers that one of them is allowed to enter the critical region and access the shared resource. This is signalled by the MCS\_Gatekeeper by writing a '1' to the corresponding memory cell bit. The MCS\_Workers have to poll this bit after setting the MCS[i]\_STRG register and before they enter the critical region.

## 2.3 Implementation

### 2.3.1 MCS\_Gatekeeper

The MCS\_Gatekeeper is responsible for restricting the access to a shared resource for one and only one MCS\_Worker at one point in time. He does this with the help of the MCS[i]\_STRG register and a dedicated memory cell in MCS RAM. The MCS\_Gatekeeper scans periodically the MCS[i]\_STRG register for bits set. The MCS\_Gatekeeper grants access to the shared resource by setting the corresponding bit in the MCS RAM memory cell. The complete algorithm is shown in Figure 2.1. The code is shown in Code 1.

#### 2.3.1.1 Algorithm for MCS\_Gatekeeper implementation




Figure 2.1: MCS\_Gatekeeper algorithm

### 2.3.1.2 Source code for MCS\_Gatekeeper implementation

```
.define mtx_ofs_c      4                # bit offset for mtxbit field
.define mtx_len_c      3                # three mcsworkers
.define mtx_mask_c     (((2**mtx_len_c)-1)*(2**mtx_ofs_c))

mtx_sta_v: .var          (2**mtx_ofs_c) # MCS RAM position to assign mutex

mcs_gatekeeper:
    movl R2, 0x0
mtx_sched_start:
    movl R1, (2**mtx_ofs_c)            # mtx_ofs_c= 1. Bitposition
mtx_sched_test:
    bt    R1, STRG                     # test for mutex request
    jbs   STA, Z, mtx_sched_shift      # current bit == requested bit
    mov   R6, R1                       # prepare mask for wurmx
    mwr   R1, mtx_sta_v                # assign mutex
    wurmx R2, STRG                     # wait until mutex release
    mwr   R2, mtx_sta_v                # remove mutex assign bit
mtx_sched_shift:
    shl   R1, 1                        # try next request bit
    btl   R1, mtx_mask_c               # check for overflow
    jbc   STA, Z, mtx_sched_test
    jmp   mtx_sched_start
```

#### Code 1: MCS\_Gatekeeper sample source code

For the algorithm, the two variables `mtx_ofs_c` and `mtx_len_c` have to be initialized. `mtx_ofs_c` defines the offset of the bit field used to implement the mutex mechanism (in the example shown in Table 2.2, Table 2.3, Table 2.4, the first MCS\_Worker resides at bit position four). `mtx_len_c` defines the number of workers, taking part in the competition for the shared resource (in the example, there are three workers). By this, the bit field is defined, where the MCS\_Gatekeeper and MCS\_Workers communicate with each other. It is important for the MCS\_Gatekeeper algorithm, that the bit positions in the registers and memory correspond to each other for each MCS\_Worker.

### 2.3.2 Implementation pattern for MCS\_Workers

The MCS\_Workers implement the application code. For accessing a shared resource, the MCS\_Workers have to follow a strict communication scheme with the MCS\_Gatekeeper for requesting ownership of a shared resource and freeing the shared resource up afterwards.

If this communication scheme is not followed by all MCS\_Workers, the SW-mutex implementation described within this application note does not work at all. Figure 2.2 shows the communication scheme and Code 2 depicts the corresponding implementation pattern of the MCS\_Worker.

### 2.3.2.1 Implementation pattern of MCS\_Worker for requesting shared resources




Figure 2.2: Requesting a shared resource by MCS\_Worker

### 2.3.2.2 Source code example for MCS\_Worker

```

mcs_worker_0:
    ## request mutex(set TRIGGER-Bit)
    movl STRG, TRIG_BIT_MCS_WORKER_0
    ## wait three instruction cycles before check for mutex
    nop
    nop
    nop
l_wait_locked_mtx_w0:
    ## check for successful mutexaccess
    mrd R2, sem_sta_v
    andl R2, TRIG_BIT_MCS_WORKER_0
    jbs STA, Z, l_wait_locked_mtx_w0
    ## do operation in critical region
    ## free mutex(clear TRIGGER-Bit)
    movl CTRG, TRIG_BIT_MCS_WORKER_0
  
```

Code 2: Example for MCS\_Worker implementation

In a first step, the MCS\_Worker sets its corresponding TRGx bit in the MCS[i]\_STRG register, to inform the MCS\_Gatekeeper, that he wants to enter the critical region. After the request, it is important for the requesting MCS\_Worker to wait some time, before checking if the access is granted by the MCS\_Gatekeeper. The amount of time depends on the algorithm used by the MCS\_Gatekeeper to scan through and process pending requests. In this example, there are three NOPs which implement the wait time. For a detailed discussion of this timing constraint, please refer to section 2.3.3.


After this wait time, the MCS\_Worker checks repeatedly if the access is granted to him by checking the corresponding bit in the memory location. If the bit was set by the MCS\_Gatekeeper, the MCS\_Worker is allowed to enter the critical region and access the shared resource.

When the MCS\_Worker no longer requires the shared resource, he has to clear his dedicated corresponding trigger bit in MCS[i]\_STRG, by writing a '1' to the associated bit in MCS[i]\_CTRG. This frees the resource and allows the MCS\_Gatekeeper to continue scanning the MCS[i]\_STRG register for new/pending requests.

### 2.3.3 Timing considerations

It is important to note, that the MCS\_Workers should not immediately monitor the memory cell for their bit, because the MCS\_Gatekeeper needs some time to process the information inside of the MCS[i]\_STRG register and set/clear bits in the memory cell.

This is because the resource ownership bit in the MCS memory stays set until it is cleared by the MCS\_Gatekeeper after he received the clearing of the MCS[i]\_STRG trigger bit. Since this clearing takes some time, the MCS\_Worker has to wait before reading the bit field in the MCS memory.



**Figure 2.3: Non-atomic administration of MCS memory cell**

Figure 2.3 shows the critical section, where the bit in the MCS memory can be set, while the MCS\_Gatekeeper is modifying the MCS memory content. The instructions behind these two activities of the algorithm are the two `wurmx R2, STRG` and `mwr R2, mtx_sta_v` instructions.

The time for `wurmx` is one instruction cycle, while `mwr` takes two instruction cycles. Thus, a total of three instruction cycles are necessary to update the MCS memory and clear the bit of the old requesting MCS\_Worker. Those three instruction cycles are inserted by three NOPs in the MCS\_Worker code.

### 3 References

## 4 General Information about this document

### 4.1 LEGAL NOTICE

© Copyright 2008-2018 by Robert Bosch GmbH and its licensors. All rights reserved.

"Bosch" is a registered trademark of Robert Bosch GmbH.

The content of this document is subject to continuous developments and improvements. All particulars and its use contained in this document are given by BOSCH in good faith.

**NO WARRANTIES:** TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON, EITHER EXPRESSLY OR IMPLICITLY, WARRANTS ANY ASPECT OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING ANY OUTPUT OR RESULTS OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO UNLESS AGREED TO IN WRITING. THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS BEING PROVIDED "AS IS", WITHOUT ANY WARRANTY OF ANY TYPE OR NATURE, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTY THAT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS FREE FROM DEFECTS.

**ASSUMPTION OF RISK:** THE RISK OF ANY AND ALL LOSS, DAMAGE, OR UNSATISFACTORY PERFORMANCE OF THIS SPECIFICATION (RESPECTIVELY THE PRODUCTS MAKING USE OF IT IN PART OR AS A WHOLE), SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO RESTS WITH YOU AS THE USER. TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON EITHER EXPRESSLY OR IMPLICITLY, MAKES ANY REPRESENTATION OR WARRANTY REGARDING THE APPROPRIATENESS OF THE USE, OUTPUT, OR RESULTS OF THE USE OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, BEING CURRENT OR OTHERWISE. NOR DO THEY HAVE ANY OBLIGATION TO CORRECT ERRORS, MAKE CHANGES, SUPPORT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, DISTRIBUTE UPDATES, OR PROVIDE NOTIFICATION OF ANY ERROR OR DEFECT, KNOWN OR UNKNOWN. IF YOU RELY UPON THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, YOU DO SO AT YOUR OWN RISK, AND YOU ASSUME THE RESPONSIBILITY FOR THE RESULTS. SHOULD THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL LOSSES, INCLUDING, BUT NOT LIMITED TO, ANY NECESSARY SERVICING, REPAIR OR CORRECTION OF ANY PROPERTY INVOLVED TO THE MAXIMUM EXTEND PERMITTED BY LAW.

**DISCLAIMER:** IN NO EVENT, UNLESS REQUIRED BY LAW OR AGREED TO IN WRITING, SHALL THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS OR ANY PERSON BE LIABLE FOR ANY LOSS, EXPENSE OR DAMAGE, OF ANY TYPE OR NATURE ARISING OUT OF THE USE OF, OR INABILITY TO USE THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING, BUT NOT LIMITED TO, CLAIMS, SUITS OR CAUSES OF ACTION INVOLVING ALLEGED INFRINGEMENT OF COPYRIGHTS, PATENTS, TRADEMARKS, TRADE SECRETS, OR UNFAIR COMPETITION.

**INDEMNIFICATION:** TO THE MAXIMUM EXTEND PERMITTED BY LAW YOU AGREE TO INDEMNIFY AND HOLD HARMLESS THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, AND EMPLOYEES, AND ANY PERSON FROM AND AGAINST ALL CLAIMS, LIABILITIES, LOSSES, CAUSES OF ACTION, DAMAGES, JUDGMENTS, AND EXPENSES, INCLUDING THE REASONABLE COST OF ATTORNEYS' FEES AND COURT COSTS, FOR INJURIES OR DAMAGES TO THE PERSON OR PROPERTY OF THIRD PARTIES, INCLUDING, WITHOUT LIMITATIONS, CONSEQUENTIAL, DIRECT AND INDIRECT DAMAGES AND ANY ECONOMIC LOSSES, THAT ARISE OUT OF OR IN CONNECTION WITH YOUR USE, MODIFICATION, OR DISTRIBUTION OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, ITS OUTPUT, OR ANY ACCOMPANYING DOCUMENTATION.

**GOVERNING LAW:** THE RELATIONSHIP BETWEEN YOU AND ROBERT BOSCH GMBH SHALL BE GOVERNED SOLELY BY THE LAWS OF THE FEDERAL REPUBLIC OF GERMANY. THE STIPULATIONS OF INTERNATIONAL CONVENTIONS REGARDING THE INTERNATIONAL SALE OF GOODS SHALL NOT BE APPLICABLE. THE EXCLUSIVE LEGAL VENUE SHALL BE DUESSELDORF, GERMANY.

**MANDATORY LAW** SHALL BE UNAFFECTED BY THE FOREGOING PARAGRAPHS.

**INTELLECTUAL PROPERTY OWNERS/COPYRIGHT OWNERS/CONTRIBUTORS:** ROBERT BOSCH GMBH, ROBERT BOSCH PLATZ 1, 70839 GERLINGEN, GERMANY AND ITS LICENSORS.

## 4.2 Revision History

Version	Date	Description
0.1	25.07.2018	Initial version
1.0	27.07.2018	Released



**Robert Bosch GmbH**

AE/EID5  
Postfach 13 42  
72703 Reutlingen  
Germany

[bosch.semiconductors@de.bosch.com](mailto:bosch.semiconductors@de.bosch.com)