## **X\_CAN IP-Module Overview**

PAI-IP, December 2022



### **X\_CAN** Overview



### **FEATURES**

- Support of Classical CAN, CAN FD, and CAN XL
  - Conform with ISO11898-1:2015 and CiA610-1
- Full support of CAN XL protocol with payloads up to 2048 bytes and up to 20 Mbit/s
- Small local memory
  - approx. 4 Kbytes for up to 255 filter elements
- Internal DMA engine, XCAN acts as DMA master for message handling
  - Message storage in system memory
  - Low CPU impact, any accesses to/from the system memory are done using the internal DMA engine (less interrupts)

- 8 RX FIFO queues, each with up to 1024 messages
- 8 TX FIFO queues, each with up to 1024 messages
- 1 TX priority queue, up to 32 slots, configurable by SW
- 255 RX filters on the first 8 byte of a frame (e.g., CAN XL header and AF)
- TX filtering capabilities to support security
- Privileged accesses to protect configuration and RX/TX filtering (optional)
- 64-bit Timestamps from external Timebase



### **X\_CAN** Overview



### **FEATURES**

- AXI interface compliant to AMBA 4 ARM Ltd protocol
  - AXI4-Lite slave interface (HOST\_AXI)
  - AXI4 master DMA interface (DMA\_AXI)
  - AXI4 master Local Memory interface (MEM AXI)
- CAN Error Logging
- Fault Injection Module
- Programmable loop-back test mode


- Multiple X\_CAN can share the same Local Memory
- Maskable module interrupts with three categories: Functional, Functional Error and Safety
- Three clock domains (HOST, CAN, TIMEBASE)
- Power-down support



## X\_CAN Overview

## Block diagram (simplified)





	Signal	Dir	Function
	HOST_AXI	I/O	RD/WR access to config/control/status registers
	DMA_AXI	I/O	DMA Interface for message transfer between XCAN and System RAM
	MEM_AXI	I/O	Interface to local Message RAM
	FUNC_INT	0	Functional Interrupt
	ERR_INT	0	Error Interrupt
	SAFETY_INT	0	Safety Interrupt
	CAN_RX	- 1	CAN receive input from transceiver
	CAN_TX	0	CAN transmit output to transceiver
	TB_IN	I	Time Base Input from external counter for 64-bit time stamping
	ONLY_CC_F D	I	If fixed to '1' only Classical CAN and CAN FD operation enabled
	ONLY_CC	I	If fixed to '1' only Classical CAN operation enabled

Glossary: CDC - Clock Domain Crossing



# X\_CAN Overview X\_CAN is DMA Master



### Advantages

- Only small local RAM required (up to 4 Kbyte)
  - Local RAM buffers part of RX/TX messages during transfer from/to system memory
  - Local RAM holds acceptance filter elements
  - Local RAM holds active descriptors for DMA transfer to system memory
- RX/TX data stored in system memory
  - All data handled in system memory
  - No extra transfers from/to local RAM to be initiated by CPU
  - Reduced interrupt load



# X\_CAN Overview Timeline & Deliverables



### **Revision 1.0.2**

#### **Available**

#### Deliverables include:

- VHDL Source Code
- User Manual (programmer's view)
- Module Integration Guide (designer's view)
- FMEDA
- Safety Manual
- Functional Safety assessment certificate
- Conformance Test Report for CAN and CAN FD
  - Passed in June 2022

Licensing conditions available at Bosch AE Please see: https://www.bosch-semiconductors.com/ip-modules/can-protocol-license/





Revision 1.0.2

**CAN XL Conformance tested** 

depending on availability of CAN XL CT

Planned for Q3/2023

Conformance Tested for Classical CAN, CAN FD, and CAN XL

