

# XS\_CAN r01d0 (FMM)

## User Manual

<b>Document version</b>	v1.2
<b>Document status</b>	Released
<b>Date of issue</b>	25 September 2025

Released

<b>1</b>	<b>XS_CAN</b>	<b>3</b>
1.1	<b>Key Features</b>	<b>3</b>
1.2	<b>Block Diagram</b>	<b>3</b>
1.3	<b>Hardware Interface</b>	<b>4</b>
1.4	<b>TOP - Top Level</b>	<b>4</b>
1.4.1	Software Interface	4
1.4.2	Functional Description	5
1.4.3	Safety Mechanisms	12
1.5	<b>MH - Message Handler</b>	<b>12</b>
1.5.1	Overview	12
1.5.2	Features	13
1.5.3	Block Diagram	14
1.5.4	Hardware Interface	14
1.5.5	Software Interface	14
1.5.6	Functional Description	25
1.5.7	Error and Exception Handling in MH	74
1.5.8	Application Information	79
1.5.9	Detailed Design Information	81
1.6	<b>PRT - Protocol Controller</b>	<b>84</b>
1.6.1	Overview	84
1.6.2	Features	84
1.6.3	Block Diagram	85
1.6.4	Hardware Interface	87
1.6.5	Software Interface	87
1.6.6	Functional Description	95
1.6.7	Application Information	106
1.6.8	Verification and Validation Requirements	107
1.6.9	Detailed Design Information	108
1.6.10	PWME - Pulse Width Modulation Encoder	110
1.7	<b>MH-PRT Interface</b>	<b>113</b>
1.7.1	Introduction	113
1.7.2	TX_MSG	114
1.7.3	RX_MSG	122
1.7.4	Signal ENABLE	126
1.7.5	Signal PRT_STOP_IMMD_REQ	127
1.7.6	Miscellaneous	127
1.8	<b>IRC - Interrupt Controller</b>	<b>128</b>
1.8.1	Overview	128
1.8.2	IRC MAP	128
1.8.3	Functional Description	136
1.9	<b>Clock Domains and Resets</b>	<b>138</b>

1.9.1	Clock Domains .....	138
1.9.2	Resets .....	162
<b>1.10</b>	<b>Application Information .....</b>	<b>163</b>
1.10.1	Bit Rate and Performance .....	163
1.10.2	Time Stamping Offset .....	164
<b>1.11</b>	<b>Programming Guidelines .....</b>	<b>164</b>
1.11.1	Start Operation .....	164
1.11.2	Stop Operation .....	164
1.11.3	Power Down Mode .....	165
<b>1.12</b>	<b>Detailed Design Information .....</b>	<b>165</b>
1.12.1	Port Description .....	165
<b>1.13</b>	<b>Glossary .....</b>	<b>167</b>
<b>1.14</b>	<b>References .....</b>	<b>169</b>
<b>1.15</b>	<b>User Manual Version History .....</b>	<b>170</b>
<b>1.16</b>	<b>Disclaimer .....</b>	<b>170</b>

Released

# 1 XS\_CAN

XS\_CAN IP is the new CAN communication controller IP supporting CAN Classic (CAN CC), CAN Flexible Data-Rate (CAN FD) and CAN extended data field length (CAN XL) protocol. It can be integrated as part of an SoC. It is described in VHDL on RTL level, prepared for synthesis. The XS\_CAN performs communication according to ISO11898-1:2024, see [1] for more details. Additional transceiver hardware is required for connection to the physical layer. Messages to be transmitted and received are stored in a local memory outside the IP. Multiple XS\_CAN controllers can share the same Local Memory.

The XS\_CAN can be connected to a wide range of HOST CPUs via the 32-bit AHB slave interface. The clock domain concept allows the separation between the high precision CAN clock and the HOST clock, which may be generated by an FM-PLL.

**Note:**  
**XS\_CAN r01d0 (FMM) document is intended for XS\_CAN IP in Full Message Mode of operation. The signals, registers and ports that are not relevant for FMM are marked as “Not Applicable for FMM”, where-ever applicable.**

## 1.1 Key Features

- CAN Classic, CAN FD and CAN XL as specified in ISO 11898-1:2024 [1]
- Supports CAN Classic with payload up to 8 bytes and 1Mbps
- Supports CAN FD with payload up to 64 bytes and 8Mbps
- Supports high speed CAN FD light Commander up to 8Mbps
- Supports CAN XL with payload up to 2048 bytes and up to 20Mbps
- 1 TX FIFO Queue
- Up to 2 RX FIFO Queues
- 1 TX Priority Queue with a programmable number of slots, up to 32
- 1 TX Event FIFO Queue programmable up to 64 elements
- Virtual address mapping for all queues via Virtual Buffer Manager (VBM) module
- RX message filtering with up to 127 filter elements and 254 Reference Value-Mask pairs
- AHB Slave Interface to communicate with the host (compliant to AMBA 2 ARM Ltd protocol, see [5])
- Local Memory Interface to communicate with external local memory
- Multiple XS\_CAN can share the same Local Memory
- Maskable module interrupts in four categories: TX Functional, RX Functional, Functional Error and Safety
- Three clock domains (HOST, CAN, TIMEBASE clock domains)

## 1.2 Block Diagram

The following block diagram shows the internal structure of the XS\_CAN IP and the interconnection to the SoC. The chapter “Functional Description” provides detailed information to this figure. Clocks and resets are detailed in the chapter ‘Clock Domains’.




Figure 1. XS\_CAN Block Diagram

### 1.3 Hardware Interface

The following table provides the list of signals which require to be connected at SoC pin level. The full list of signals of IP interface is provided in the chapter 'Detailed Design Information', section 'Port Description'.

Table 1. Hardware Interface

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<b>CAN Physical Layer</b>					
CAN_RX	1	I	Serial digital receive from CAN Transceiver	na	async
TXD	1	O	Serial digital transmit to CAN Transceiver	na	CAN
<b>Hardware Debugging</b>					
HDP	16	O	Hardware Debug Port	na	HOST

The connection to the CAN Transceiver via **CAN\_RX** and **TXD** signals is mandatory for CAN communication. The vector HDP is intended to be multiplexed to SoC output pins in a special XS\_CAN hardware debug mode. It is highly recommended to support hardware debugging of XS\_CAN on SoC level.

### 1.4 TOP - Top Level

The top level of the XS\_CAN IP embeds all digital blocks required for communication on one CAN bus. To start up the XS\_CAN IP, the Message Handler and the Protocol Controller must be configured beforehand. The XS\_CAN IP can be started by writing the start command to PRT. This will enable the MH by default. MH can be separately enabled and disabled by the host only if PRT is not started. Details of MH and PRT are described later.

The blocks of the top level are described in the following chapters.

#### 1.4.1 Software Interface

##### 1.4.1.1 XS\_CAN IP REGISTER ADDRESS Map

The register banks of the modules are address mapped by the AHB Multiplexer as depicted in the following figure. Register modules have APB interface and the top level AHB transactions are internally converted to APB transactions via a bridge. If the registers are accessed when reset is active, IP does not give slave error response.




Figure 2. XS\_CAN\_TOP Register Address Map

Detailed register description of Message Handler (MH), Protocol Controller (PRT) and Interrupt Controller (IRC) can be found in the 'Software Interface' section of the respective chapters.

### 1.4.1.2 XS\_CAN IP MEMORY Map

Table 2. XS\_CAN IP Memory Map

Start Location Address	End Location Address	Symbol	Name
0x00000	0x008FC	MH reg	Message Handler registers
0x00900	0x009FC	PRT reg	Protocol Controller registers
0x00A00	0x00AFC	IRC reg	Interrupt Controller registers
0x00B00	0x00FFC	reserved	reserved
0x01000	0x01808	TXFQ	TX FIFO Queue
0x0180C	0x01FFC	reserved	reserved
0x02000	0x02808	TXPQ	TX Priority Queue
0x0280C	0x02FFC	reserved	reserved
0x03000	0x03810	RXFQ0	RX FIFO 0 Queue
0x03814	0x03FFC	reserved	reserved
0x04000	0x04810	RXFQ1	RX FIFO 1 Queue
0x04814	0x04FFC	reserved	reserved
0x05000	0x05010	TEFQ	TX Event FIFO Queue
0x05014	0x05FFC	reserved	reserved
0x06000	0x0603C	CTB	Cut Through Buffer (Not Applicable for FMM)
0x06040	0x3FFFC	reserved	reserved
0x40000	0x7FFFC	LMEM TA	LMEM Transparent Access

## 1.4.2 Functional Description

### 1.4.2.1 AHB (Advanced High performance Bus) to APB (Advanced Peripheral Bus) Bridge

AHB to APB bridge is used for converting AHB transactions to APB transactions for writing and reading the registers of PRT, MH and IRC through HOST\_AHB interface. This bridge is required because the top level slave interface of the IP is AHB and the registers have APB interface. It is situated between AHB top mux and APB top mux. The bridge works on **HOST\_CLK\_AON**. The interrupt generation (HOST\_ARA) logic for illegal accesses to registers of MH, PRT and IRC is present in the bridge.

#### 1.4.2.1.1 Description

Since APB does not support burst operation, host must ensure that accesses to the configuration registers must be single accesses. If the host issues burst accesses to registers, those are ignored with OK response and no flag/IR is raised.

Reading or writing of 32-bit (1 word) data is only supported. If host tries to read or write any other data size, then the IP ignores the transaction with an OK response and no flag/IR is raised.

Strobe is not supported on APB bus.

If HOST reads/writes a register which is in the reserved area, the IP gives an ERROR response back to the host. In case of a write, the transaction is ignored and in case of a read, the default data 0xCAFECAFE is given. The interrupt HOST\_ARA in IRC is raised if enabled, for both write and read one clock after HOST\_AHB\_HREADYOUT is given for that access. This is applicable for registers in PRT, MH and IRC. ERROR response is given to reserved address access within the range 0x00000-0x00FFC.

Note that IP gives ERROR response to read from write only register addresses and write to read only register addresses in MH, PRT and IRC. In case of a write, the transaction is ignored and in case of a read, the default data 0xCAFECAFE is given. The interrupt HOST\_ARA in IRC is raised for both write and read to such registers in MH, PRT and IRC, if enabled. Interrupt is generated one clock after HOST\_AHB\_HREADYOUT is given for that access.

#### 1.4.2.2 AHB Top Multiplexer

AHB Top Multiplexer decodes the host AHB accesses and redirects it to the message handler or to AHB to APB bridge. All LMEM accesses are redirected to the AHB interface of the MH and all the register accesses are redirected to the AHB to APB bridge.

#### 1.4.2.3 APB Multiplexer

APB Multiplexer module decodes the APB transactions coming from AHB to APB bridge and redirects it to the correct module. All register accesses to the message handler, protocol controller and the interrupt controller are decoded by this multiplexer.

#### 1.4.2.4 Message Handler

All functions concerning the storage and scheduling of CAN messages are implemented in the Message Handler (MH). The TX path supports one TX FIFO Queue, one TX Priority Queue up to 32 PQ slots and one TX Event FIFO Queue. The RX path provides 2 RX FIFO Queues. FIFO data is physically stored in system memory (SMEM) and is transferred to and from the local memory (LMEM) by the host via MH. RX Filters provide methods to accept or deny CAN Messages and to determine the target RX FIFO for data storage.

The MH is configured and controlled by HOST CPU via HOST\_APB interface. CAN messages are transported between SMEM and (LMEM) autonomously by MH using virtual buffer manager (VBM) via HOST\_AHB interface. The MH communicates with the LMEM via LMEM interface. Depending on the chosen SoC integration, multiple XS\_CAN can share the same LMEM.

#### 1.4.2.5 Protocol Controller

The Protocol Controller (PRT) performs CAN communication as specified in ISO 11898-1:2024 [1](CAN Classical and CAN FD, CAN FD Light Commander and CAN XL). The bitrate can be configured to values up to 20MBit/s at a clock speed of 160MHz, depending on the used semiconductor technology. For the connection to the physical layer, additional transceiver hardware is required.

The PRT does not provide internal buffering of frames, so that data must be transferred by IP internal message buses in 32 bit slices in real-time while (de)-serializing them on the CAN Bus. Thus, single data transfers at the internal message buses are closely time-synchronized to the schedule at the CAN bus.

The module PWME inside PRT implements the PWM encoding as specified in [2]. When transceiver mode switching is enabled, the PWME encodes the CAN\_TX input signal during a CAN XL frame's data phase and during ADH bit, to generate the PWM encoded output signal TXD.

#### 1.4.2.6 Clock Check

The XS\_CAN IP gets two types of clock inputs. One type of clock that goes to the MH and PRT submodule's APB configuration interface (HOST\_CLK\_AON and CAN\_CLK\_AON) should always be on and never turned off. The second type of clock (HOST\_CLK and CAN\_CLK) is for internal logic and could be switched off externally by the system for power down mode. There is no internal mechanism in the IP to turn off the clocks. The clock to clock checker module checks the HOST\_CLK and CAN\_CLK and provides information to MH and PRT whether it is on or off.

**1.4.2.7 CDC**

The IP supports three clocks- Host Clock, CAN Clock and Timebase clock. PRT works in CAN clock domain and other modules work in Host clock domain. The timebase clock is used to capture the timebase input and is then synchronized to CAN clock. CDC blocks are used to synchronize signals between these 3 clock domains. Note that the CDC blocks cannot be enabled/disabled by the software and are always enabled.

The clock supply of the Protocol Controller must fulfill the requirements for the CAN communication, described in PRT chapter. These requirements are often in contradiction to the requirements of the interconnects to the SoC. Detailed description is provided by chapter 'Clock Domains'.

**1.4.2.8 LMEM Interface**


The XS\_CAN IP needs an external memory locally where all the messages and RX Filter elements are stored. This is called Local Memory (LMEM) and the system memory is called SMEM. The IP communicates with the LMEM via this interface. Up to 256KB of LMEM is supported by a single XS\_CAN IP instance. The address width is 18bits and the data width is 32 bits. All addresses are word aligned and hence the lower 2bits of address are tied to 0 at LMEM interface. Data is always stored into LMEM as words(32 bits). This signals and timing diagrams are shown below. The LMEM must provide a ready signal as input to the IP to indicate that the memory is available and is accepting the request. This ready input is taken as acknowledgment by the IP that the transfer is successful.

LMEM writes can be completed in one host clock cycle if lmem\_ready is already high. So the minimum length of a single write access is one host clock cycle. When lmem\_ready is zero when the request is placed, the access is extended to more than one host clock cycle.


LMEM read accesses has a minimum length of two host clock cycles. Once the request is placed to LMEM, the read data is sampled by the IP in the next clock cycle if lmem\_ready is high. If lmem\_ready is low, the access gets extended to more than two host clock cycles.

**1.4.2.8.1 Timing Diagram**


1.4.2.8.1.1 Normal read and write transaction




1.4.2.8.1.2 Read transaction with ECC error pulse high




1.4.2.8.1.3 Write transaction with wait (ready delayed)




1.4.2.8.1.4 Read transaction with wait (ready delayed)




1.4.2.8.1.5 Back to Back Write both with Wait State




1.4.2.8.1.6 Back to Back Read both with Wait State



1.4.2.8.1.7 Back to Back Read without Wait state and burst length=4



## 1.4.2.8.1.8 Back to Back Write without Wait State and burst length =4



## 1.4.2.9 AHB Slave Interface

Host communicates with the IP via the top level AHB slave interface. This interface is compliant to AMBA2 protocol [5]. Refer the specification in reference [5] for the AHB protocol related information. Burst accesses are supported only for LMEM accesses via AHB interface in Message Handler. For register accesses to all the modules via APB interface (AMBA4), burst accesses are not supported.

Note that some features of the AHB are not supported:

- The read and write data width is always 32bits.i.e. HSIZE[2:0]=word
- Only OKAY and ERROR responses are supported. SPLIT and RETRY are not given.
- HBURST[2:0] = INCR,wrap4, wrap8 and wrap16 are not supported. If host issues these transfers, write accesses are ignored with OK response and read accesses are responded with default data 0xCAFECAFE and OK response.

Note that early burst termination feature of AHB burst is not supported by the IP i.e. HTRANS=NONSEQ and IDLE after the burst has started, is not supported. However master can issue BUSY transfers during the burst.

For burst accesses, host must ensure the correctness of the addresses issued for each beat. IP does not check this.

During reset, HOST\_AHB\_HREADYOUT is set to 1 by XS\_CAN IP to avoid the bus from getting stalled.

## 1.4.2.10 LMEM Access Protection

The XS\_CAN provides a "LMEM protection configuration" [LMEMPC] to configure LMEM protection for all accesses to the LMEM. The start address (**LMEMPC\_START\_ADDR**) and end address (**LMEMPC\_END\_ADDR**) both of 18 bit width must be configured in 64 byte granularity. These are static inputs and must be provided before configuring and starting the XS\_CAN IP. The values should remain unchanged during the operation of the IP.

Accesses to LMEM are allowed only in the range of start and end addresses. Both addresses are included in this range. Any access to an address outside this range will result in the setting of an error event flag and triggers an interrupt. Any such access through HOST interface outside this range will give a ERROR on the HOST interface because in case of a read access, no other response on the HOST interface is possible as no read data is delivered. Depending on the source of access (host, TX Handler, RX handler, Transparent access), behavior of the IP is different. Refer Section 1.5.8 Error and Exception handling in [11] for details.

**LMEM\_PROTECT\_EVENT**, a 1-bit signal is signaled when any access outside the range of start and end address occurs. The signalling has a pulse of the length of 1 HOST\_CLK cycles.

For host accesses via VBM, transparent access addresses are also checked for LMEM protection accesses.

#### 1.4.2.11 Hardware Debug Port

The XS\_CAN provides a 16 bit Hardware Debug Port (HDP), intended to be multiplexed to SoC output pins in a special XS\_CAN hardware debug mode. Internal signals can be multiplexed to this interface and be observed via a logic analyzer.

The use of this feature requires deep knowledge of internal behavior of the XS\_CAN and thus require support from the IP provider.

The internal signals are organized in pre-defined sets which are selected by the register HDP\_CTRL.HDP\_SEL in Interrupt Controller module (IRC). If MH set of signals have to be observed at the HDP, HDP\_SEL should be set to 0 and if PRT signals have to be observed at HDP, then HDP\_SEL should be set to 1. The following tables describe the signal sets.

Table 3. HDP List

HDP [15:0]	HDP_SEL = 0 (MH Debug Port)	HDP_SEL = 1 (PRT Interface Signals)
15	MH_HDP[15]	TX_DU
14	MH_HDP[14]	RX_DO
13	MH_HDP[13]	BUS_OFF
12	MH_HDP[12]	E_PASSIVE
11	MH_HDP[11]	RX_TSS
10	MH_HDP[10]	BUS_ERR
9	MH_HDP[9]	TX_EVT
8	MH_HDP[8]	RX_EVT
7	MH_HDP[7]	STAT_ACT[1]
6	MH_HDP[6]	STAT_ACT[0]
5	MH_HDP[5]	XLT
4	MH_HDP[4]	D_RX
3	MH_HDP[3]	D_TX
2	MH_HDP[2]	SAMPLE_POINT
1	MH_HDP[1]	CAN_TX
0	MH_HDP[0]	CAN_CLK

Detailed description of the MH Debug Port can be found in the 'Trace and Debug' section 1.5.6.11 of the MH chapter in [11].

#### 1.4.2.12 Interrupt Controller

The XS\_CAN IP is equipped with a central interrupt controller (IRC) which performs the generation of the top level interrupts. Interrupts are categorized into 4- TX Functional, RX Functional, Error and Safety. IRC module captures all events of the MH and PRT and can be configured for each event individually to interrupt the HOST CPU.

### 1.4.3 Safety Mechanisms

Safety measures are implemented inside MH and PRT and not at the top level.

## 1.5 MH - Message Handler

### 1.5.1 Overview

The Message Handler submodule performs enqueueing and dequeuing of TX and RX messages in LMEM. It is designed to receive CAN messages for transmission from System Memory (SMEM) to LMEM and to send them to the PRT. On the other direction, it provides the received CAN messages at PRT to the LMEM and send to SMEM on request by the host.

All functions, concerning the storage and scheduling of CAN messages, are implemented in the Message Handler (MH). The TX path supports one TX FIFO Queue (TXFQ), one Priority Queue (TXPQ) with 32 PQ slots and one TX Event FIFO Queue (TEFQ) up to 63 elements. The RX path provides 2 RX FIFO Queues (RXFQ0, RXFQ1).

Virtual addresses are provided for TXFQ, TXPQ, TEFQ, RXFQ0 and RXFQ1. The Virtual Buffer manager (VBM) module in MH converts virtual addresses to actual LMEM addresses. RX Filter elements are also stored in LMEM by the host via LMEM transparent access addresses. Refer section 1.4.1.2 XS\_CAN IP MEMORY MAP for the addresses. RX Filtering provide methods to accept or reject CAN Messages and to determine the target RX FIFO for data storage.

The MH is configured and controlled by the host via HOST\_AHB interface. CAN messages are transported between SMEM and Local Memory (LMEM) autonomously by an internal virtual buffer manager module, which is connected to HOST\_AHB interface. The MH needs an LMEM, which is connected via LMEM interface. Depending on the chosen SoC integration, multiple XS\_CAN can share the same LMEM.

## 1.5.2 Features

- AHB Slave Interface (compliant to AMBA 2 ARM Ltd protocol, see [5]):
  - 32 bit data bus width
  - Up to 256Kb addressable space with 18 bit address bus width
  - Maximum burst length supported is 16
  - Host accesses local memory via this slave interface
  - Enqueuing and Dequeuing of TX and RX queues are done via this interface
- APB Slave Interface (compliant to AMBA 4 ARM Ltd protocol, see [6]):
  - 32 bit data bus width
  - 4Kb addressable space with 12 bit address bus width
  - Configuration registers of MH are accessed via this slave interface
- LMEM Interface:
  - Standard interface with 32 bit data bus width
  - 18 bit address bus width for 256Kb addressable space
  - Supports ready input signal from LMEM
- PRT Interface
  - TX\_MSG signals for TX path
  - RX\_MSG signals for RX path
- Supports
  - 1 TX FIFO queue
  - Up to 2 RX FIFO queues
  - 1 Priority Queue with a programmable number of slots, limited to 32
  - 1 TX Event FIFO queue up to programmable number of 63 elements
- Virtual address mapping for all queues via Virtual Buffer Manager (VBM) module
- RX message filtering with up to 127 filter elements and 254 Reference Value-Mask pairs
- CAN Classic, CAN FD and CAN XL supported
- Provides the following safety features
  - Data path parity protection
  - Interface timeout protection at LMEM interface



Table 5. Registers overview (page 2 of 4)

Register name	Offset	Mode	Description
MH_SFTY_CFG	0x0014	RW	Register size: 32 Message Handler Safety Configuration register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
LMEM_PROT	0x0018	R	Register size: 32 LMEM Protection Address register
RX_FILTER_CFG	0x001C	RW	Register size: 32 Global RX Filter configuration register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
RX_FILTER_LMEM	0x0020	RW	Register size: 32 RX Filter Start Address register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXFQ_LMEM_SA	0x0100	RW	Register size: 32 TXFQ Start Address register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXFQ_LMEM_EA	0x0104	RW	Register size: 32 TXFQ End Address register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXFQ_STS	0x0108	R	Register size: 32 TX FIFO Queue Status register
TXFQ_CFG	0x010C	RW	Register size: 32 TX FIFO Configuration register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXFQ_WPTR	0x0110	R	Register size: 32 TX FIFO Queue Write Pointer Register
TXFQ_RPTR	0x0114	R	Register size: 32 TX FIFO Queue Read Pointer Register
TXPQ_CFG	0x0200	RW	Register size: 32 TX Priority Queue configuration register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXPQ_STS0	0x0204	R	Register size: 32 TX Priority Queue Status 0 register
TXPQ_STS1	0x0208	R	Register size: 32 TX Priority Queue status 1 Register
TXPQ_LMEM	0x020C	RW	Register size: 32 TX Priority Queue LMEM Address register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TXPQ_WPTR	0x0210	R	Register size: 32 TX Priority Queue Write Pointer Register
TEFQ_LMEM	0x0300	RW	Register size: 32 TX Event FIFO LMEM Start Address Register This register is only accessible in write mode if the MH is not started, see MH_CTRL.MH_ENABLE = 0.
TEFQ_CFG	0x0304	RW	Register size: 32 TX Event FIFO LMEM Configuration Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
TEFQ_STS	0x0308	R	Register size: 32 TX Event FIFO Status register

Table 5. Registers overview (page 3 of 4)

Register name	Offset	Mode	Description
TEFQ_WPTR	0x030C	R	Register size: 32 TX Event FIFO Queue Write Pointer Register
TEFQ_RPTR	0x0310	R	Register size: 32 TX Event FIFO Queue Read Pointer Register
CTB_LMEM	0x0400	RW	Register size: 32 Cut-Through Buffer start Address in LMEM Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
CTM_DESC_SRC	0x0404	R	Register size: 32 Cut-Through Mode Source Address Register
CTM_DESC_DEST	0x0408	R	Register size: 32 Cut-Through Mode Destination Address Register
CTM_EVENT	0x040C	R	Register size: 32 Cut-Through Mode Event Register Event Flag to indicate software about TX and RX block copy
RXFQ0_SA	0x0500	RW	Register size: 32 RX FIFO Queue 0 Start Address Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
RXFQ0_EA	0x0504	RW	Register size: 32 RX FIFO Queue 0 End Address Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
RXFQ0_RPTR	0x0508	RW	Register size: 32 RX FIFO Queue 0 Read Pointer Register
RXFQ0_WPTR	0x050C	R	Register size: 32 RX FIFO Queue 0 Write Pointer Register
RXFQ0_WRAP_PTR	0x0510	R	Register size: 32 RX FIFO Queue 0 Wrap Pointer in SMEM Register
RXFQ1_SA	0x0514	RW	Register size: 32 RX FIFO Queue 1 Start Address Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
RXFQ1_EA	0x0518	RW	Register size: 32 RX FIFO Queue 1 End Address Register This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH_CTRL.MH_ENABLE = 0.
RXFQ1_RPTR	0x051C	RW	Register size: 32 RX FIFO Queue 1 Read Pointer Register
RXFQ1_WPTR	0x0520	R	Register size: 32 RX FIFO Queue 1 Write Pointer Register
RXFQ1_WRAP_PTR	0x0524	R	Register size: 32 RX FIFO Queue 1 Wrap Pointer in SMEM Register
RXFQ_STS	0x0528	R	Register size: 32 RX FIFO Queue Status register
DEBUG_TEST_CTRL	0x0600	RW	Register size: 32 Debug Control register

Table 5. Registers overview (page 4 of 4)

Register name	Offset	Mode	Description
TX_SCAN_WC	0x0604	R	Register size: 32 TX-SCAN winning candidates register This register gives the information on the winning candidate evaluated by the TX-Scan.
TX_SCAN_PC	0x0608	R	Register size: 32 TX-SCAN prepared candidates register This register gives the information on the prepared candidate which is in pipeline evaluated by the TX-Scan.
VBM_STATUS	0x060C	R	Register size: 32 Virtual Buffer Manager Status register

## 1.5.5.1.2 xcans\_mh\_creg Address Block

Table 6. XSCAN\_VERSION register

## Release Identification Register

Bit	Field	Mode	Initial Value	Description
11:8	MAJOR	R	0x1	Release name, used to identify the Major generation of the XS_CAN.
7:4	MINOR	R	0x0	Release name, used to identify the Minor generation of the XS_CAN.
3:0	PATCH	R	0x1	Release name, used to identify the Patch number of the XS_CAN.

Table 7. MH\_CTRL register

## Message Handler Control register

Bit	Field	Mode	Initial Value	Description
0	MH_ENABLE	R/W	0x0	If this bit is set to 1, it indicates that MH is enabled and is ready for operation. MH_ENABLE automatically is set to 1 by the IP if PRT is started and PRT enable output is set and is read only. Only if PRT is not enabled, this bit becomes read-write for the host. Before MH_ENABLE is set to 1 by the host, all other configuration registers of MH must be written. After this bit is set, configuration registers are write protected.

Table 8. MH\_CFG register

## Message Handler Configuration register

This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.

Bit	Field	Mode	Initial Value	Description
18:16	MAX_RETRANS	R/W	0x7	Maximum number of TX message re-transmissions. Different configurations are possible: 0 -> no re-transmission; 1 to 6 -> 1 to 6 re-transmissions; 7 -> unlimited re-transmissions;
8	CTME	R/W	0x0	This field must be set to 0 for Full Message Mode. This bit field register is only accessible in write mode if the MH is not enabled (MH_CTRL.MH_ENABLE) and the input signal no_safety_no_ctm is set to 0.
4	RXFQ1E	R/W	0x0	When set to 1 RXFQ1 is enabled.
3	RXFQ0E	R/W	0x0	When set to 1 RXFQ0 is enabled.
2	TEFQE	R/W	0x0	When set to 1 TEFQ is enabled.
1	TXPQE	R/W	0x0	When set to 1 TXPQ is enabled.
0	TXFQE	R/W	0x0	When set to 1 TXFQ is enabled.

Table 9. MH\_STS0 register

Message Handler Status register

Bit	Field	Mode	Initial Value	Description
30	TXFQ_ELEM_TOO_BIG	RC	0x0	Set when DLC of the message being enqueued into TXFQ is greater than TXFQ_CFG.MAX_ELEM_SIZE
29	TXPQ_ELEM_TOO_BIG	RC	0x0	Set when DLC of the message being enqueued into TXPQ is greater than TXPQ_CFG.SLOT_SIZE
28	TXFQ_FULL_WR	RC	0x0	Set when host tries to write to a full TXFQ
27	TXPQ_FULL_WR	RC	0x0	Set when host tries to write to a full TXPQ
26	TEFQ_EMPTY_RD	RC	0x0	Set when host tries to read from an empty TEFQ
25	RXFQ0_EMPTY_RD	RC	0x0	Set when host tries to read from an empty RXFQ0
24	RXFQ1_EMPTY_RD	RC	0x0	Set when host tries to read from an empty RXFQ1
23	CTB_RD_WO_REQ	RC	0x0	Not Applicable for FMM
22	CTB_WR_WO_REQ	RC	0x0	Not Applicable for FMM
21	TXFQ_VB_NO_SA	RC	0x0	Set when host issues another address instead of start address to TXFQ VB
20	TXPQ_VB_NO_SA	RC	0x0	Set when host issues another address instead of start address to TXPQ VB
19	TEFQ_VB_NO_SA	RC	0x0	Set when host issues another address instead of start address to TEFQ VB
18	RXFQ0_VB_NO_SA	RC	0x0	Set when host issues another address instead of start address to RXFQ0 VB
17	RXFQ1_VB_NO_SA	RC	0x0	Set when host issues another address instead of start address to RXFQ1 VB
16	CTB_VB_NO_SA	RC	0x0	Not Applicable for FMM
1	CLOCK_ACTIVE	R	0x1	Status of HOST_CLK which is the core clock to MH: 0 = HOST_CLK off, 1 = HOST_CLK on.
0	PRT_ENABLE	R	0x0	Value of the ENABLE signal driven by the PRT. The PRT signalizes via ENABLE whether it is active (ENABLE = 1) and requires message handling or not (ENABLE = 0).

Table 10. MH\_STS1 register (page 1 of 2)

Message Handler Status register. Autocleared by IP

Bit	Field	Mode	Initial Value	Description
17	TXFQ_VB_NONLIN_ACC	RC	0x0	Set when host issues non linear address after issuing start address for TXFQ
16	TXPQ_VB_NONLIN_ACC	RC	0x0	Set when host issues non linear address after issuing start address for TXPQ
15	TEFQ_VB_NONLIN_ACC	RC	0x0	Set when host issues non linear address after issuing start address for TEFQ
14	RXFQ0_VB_NONLIN_ACC	RC	0x0	Set when host issues non linear address after issuing start address for RXFQ0
13	RXFQ1_VB_NONLIN_ACC	RC	0x0	Set when host issues non linear address after issuing start address for RXFQ1
12	CTB_VB_NONLIN_ACC	RC	0x0	Not Applicable for FMM
11	TXFQ_VB_RD	RC	0x0	Set when host tries to read from TXFQ VB
10	TXPQ_VB_RD	RC	0x0	Set when host tries to read from TXPQ VB
9	TEFQ_VB_WR	RC	0x0	Set when host tries to write to TEFQ VB
8	RXFQ0_VB_WR	RC	0x0	Set when host tries to write to RXFQ0 VB
7	RXFQ1_VB_WR	RC	0x0	Set when host tries to write to RXFQ1 VB
6	CTB_VB_TX_RD	RC	0x0	Not Applicable for FMM

Table 10. MH\_STS1 register (page 2 of 2)

Message Handler Status register. Autocleared by IP

Bit	Field	Mode	Initial Value	Description
5	CTB_VB_RX_WR	RC	0x0	Not Applicable for FMM
4	TX_DP_SEQ_ERR	R	0x0	Set when there is an error or unexpected behavior at MH_PRT TX_MSG interface. PRT will be stopped and restarting PRT will reset this bit.
3	RX_DP_SEQ_ERR	R	0x0	Set when there is an error or unexpected behavior at MH_PRT RX_MSG interface. PRT will be stopped and restarting PRT will reset this bit.
2	TX_DP_PARITY_ERR	R	0x0	Set when there is parity mismatch in TX data path. PRT will be stopped and restarting PRT will reset this bit.
1	RX_DP_PARITY_ERR	R	0x0	Set when there is parity mismatch in RX data path. PRT will be stopped and restarting PRT will reset this bit.
0	TS_PARITY_ERR	R	0x0	Set when there is parity mismatch in Time Stamp in PRT. PRT will be stopped and restarting PRT will reset this bit.

Table 11. MH\_SFTY\_CFG register

Message Handler Safety Configuration register

This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.

Bit	Field	Mode	Initial Value	Description
15:8	LMEM_TIMEOUT_VAL	R/W	0x0	This value is used by the watchdog timer for the MEM_SRAM interface and defines the maximum number of timer ticks until a read or write access has to be completed. This value must be configured to the expected maximum latency on the LMEM interface. If this value is set to 0 and MH_SFTY_CFG.LMEM_TO_EN = 1 then the MEM_TO_ERR interrupt is triggered right away when accessing the LMEM.
2:1	PRESCALER	R/W	0x0	Prescaler used to generate the timer ticks for the watchdogs. According to the value a different clock ratio can be selected: 0: clk divided by 32 1: clk divided by 64 2: clk divided by 128 3: clk divided by 256
0	LMEM_TO_EN	R/W	0x0	When set to 1, the watchdog for the LMEM interface is enabled, otherwise disabled.

Table 12. LMEM\_PROT register

LMEM Protection Address register

Bit	Field	Mode	Initial Value	Description
31:16	EA	R	0x0	End address of the IP's LMEM space. This register field holds the input signal value LMEMPC_END_ADDR
15:0	SA	R	0x0	Start address of the IP's LMEM space. This register field holds the input signal value LMEMPC_START_ADDR

Table 13. RX\_FILTER\_CFG register

Global RX Filter configuration register

This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.

Bit	Field	Mode	Initial Value	Description
9	DEFAULT_FIFO	R/W	0x0	Default RX fifo number to store RX message when AFAB=1 and/or ANMF=1 0= RXFQ0 is chosen as default fifo 1= RXFQ1 is chosen as default fifo
8	AFAB	R/W	0x0	When set 1, accept filter abort messages. Messages for which filtering had to be aborted without a result, are stored into default fifo if this bit is set.
7	ANMF	R/W	0x0	When set 1, accept Non-matching Frame and store it into DEFAULT_FIFO.
6:0	FE_NUM	R/W	0x0	Number of RX Filter elements for RX filtering. Allowed values are from 0 to 127 filter. If set to 0, then messages will be put into default fifo if ANMF=1, else rejected.

**Table 14. RX\_FILTER\_LMEM register**

*RX Filter Start Address register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	SA	R/W	0x0	Start address where the RX filter elements are defined in LMEM . This address value must always be 64byte aligned. The lower 6bits are hence 0 and not considered.

**Table 15. TXFQ\_LMEM\_SA register**

*TXFQ Start Address register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	ADD	R/W	0x0	Define the start address where the TX fifo queue elements elements are defined in LMEM.This address value must always be 64byte aligned. The lower 6bits are hence 0 and not considered.

**Table 16. TXFQ\_LMEM\_EA register**

*TXFQ End Address register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	ADD	R/W	0x0	Define the end address where the TX fifo queue elements elements are defined in LMEM.This address value must always be 64byte aligned. The lower 6bits are hence 0 and not considered.

**Table 17. TXFQ\_STS register**

*TX FIFO Queue Status register*

Bit	Field	Mode	Initial Value	Description
8	FIFO_FULL	R	0x0	When set to 1,indicates that the TXFQ is full .
7:0	FILL_LEVEL	R	0x0	FILL_LEVEL is the total number of messages in the TXFQ pending for transmission. Once a message is succesfully enqueued FILL_LEVEL is incremented by 1 and when a message is dequeued and transmitted it gets decremented by 1. Possible values are 0 to 255

**Table 18. TXFQ\_CFG register**

*TX FIFO Configuration register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
5:0	MAX_ELEM_SIZE	R/W	0x0	Define the maximum size of 1 TX FIFO queue element. Allowed values are 0 to 63 and the actual maximum element size is calculated as MAX_ELEM_SIZE*64bytes.

**Table 19. TXFQ\_WPTR register**

*TX FIFO Queue Write Pointer Register*

Bit	Field	Mode	Initial Value	Description
17:2	WPTR_ADD	R	0x0	Write pointer register points to the location where the last word of TXQE was enqueued successfully. The next TXQE starts from address WPTR+4. This address is updated by VBM in MH.This is word aligned address with offset 2 i.e bits[1:0] are always 0 and not considered.

**Table 20. TXFQ\_RPTR register**

*TX FIFO Queue Read Pointer Register*

Bit	Field	Mode	Initial Value	Description
17:2	RPTR_ADD	R	0x0	Read pointer register points to the location corresponding to the last word of TXQE that was read by TX handler for transmission to PRT. This is updated by TX Handler in MH.This is word aligned address with offset 2.i.e bits[1:0] are always 0 and not considered.

**Table 21. TXPQ\_CFG register**

*TX Priority Queue configuration register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:8	SLOT_SIZE	R/W	0x0	Define the size of each priority queue slots in LMEM. This must be defined in word granularity. Actual slot size= SLOT_SIZE*1 word. Allowed values are from 0 to 1023. If set to 0, TXPQ will be disabled.
7	TX_MSG_SEQE	R/W	0x0	When enabled the header T1 is also read for TX SCAN for TXPQ messages. This is to compare the Message Marker[5:0] values for messages with the same priority.
5:0	SLOT_NUM	R/W	0x0	Define the number of priority queue slots in LMEM. Allowed values are 0 to 32. Any value more than 32 will be capped at 32 itself. If set to 0, TXPQ will be disabled.

**Table 22. TXPQ\_STS0 register**

*TX Priority Queue Status 0 register*

Bit	Field	Mode	Initial Value	Description
31:0	SLOT_OCC	R	0x0	When SLOT_OCC[n] = 1, the TX Priority Queue slot n is busy, which means that the TX message in the slot n is being loaded in LMEM and considered by the TX-Scan. As long as this bit remains high, the message attached to the slot n has not been sent yet.

**Table 23. TXPQ\_STS1 register**

*TX Priority Queue status 1 Register*

Bit	Field	Mode	Initial Value	Description
8	TXPQ_FULL	R	0x0	TXPQ_FULL=1 indicates that all slots are occupied and cannot store any new message.
5:0	FILL_LEVEL	R	0x0	FILL_LEVEL is the total number of messages in the TXPQ pending for transmission. Once a message is successfully enqueued FILL_LEVEL is incremented by 1 and when a message is dequeued and transmitted it gets decremented by 1. Possible values are 0 to 32

**Table 24. TXPQ\_LMEM register**

*TX Priority Queue LMEM Address register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	SA	R/W	0x0	Define the start address where the TX priority queue elements elements are defined in LMEM. This address value must always be 64byte aligned. The lower 6bits are hence 0 and not considered.

**Table 25. TXPQ\_WPTR register**

*TX Priority Queue Write Pointer Register*

Bit	Field	Mode	Initial Value	Description
17:2	WPTR_ADD	R	0x0	WPTR_ADD indicates the LMEM address corresponding to the last word of the previously enqueued TXQE. Word aligned address set at offset 2. Bits[1:0] are 0 and not considered. This register can be used for debug purpose.

**Table 26. TEFQ\_LMEM register**

*TX Event FIFO LMEM Start Address Register*

*This register is only accessible in write mode if the MH is not started, see MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	SA	R/W	0x0	Define the start address where the TX event fifo queue elements are defined in LMEM. This address value must always be 64byte aligned. The bits[5:0] are 0 and not considered.

**Table 27. TEFQ\_CFG register**

*TX Event FIFO LMEM Configuration Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
8	TEQE_LARGE	R/W	0x0	When 1 then TX Event FIFO element is of 5 words in size else 4 words
5:0	TEQE_NUM	R/W	0x0	Maximum number of TX event FIFO elements that can be stored. Allowed values are 0 to 63. If set to 0 TXEF is disabled.

**Table 28. TEFQ\_STS register**

*TX Event FIFO Status register*

Bit	Field	Mode	Initial Value	Description
8	TEFQ_FULL	R	0x0	When TEFQ_FULL = 1 the TX Event FIFO has reached maximum number of elements. It will be cleared when there is a free slot in TEFQ
5:0	FILL_LEVEL	R	0x0	Number of TX Event FIFO queue elements enqueued successfully in event FIFO queue. Possible values are 0 to 63.

**Table 29. TEFQ\_WPTR register**

*TX Event FIFO Queue Write Pointer Register*

Bit	Field	Mode	Initial Value	Description
17:2	WPTR_ADD	R	0x0	Write pointer register points to the location in LMEM corresponding to the last word of previously enqueued TEQE. Word aligned address with bits[1:0] are 0 and not considered.

**Table 30. TEFQ\_RPTR register**

*TX Event FIFO Queue Read Pointer Register*

Bit	Field	Mode	Initial Value	Description
17:2	RPTR_ADD	R	0x0	Read pointer register points to the location in LMEM corresponding to the last word of previously dequeued TEQE. Word aligned address with bits[1:0] are 0 and not considered.

**Table 31. CTB\_LMEM register**

*Cut-Through Buffer start Address in LMEM Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
17:6	SA	R/W	0x0	Not Applicable for FMM

**Table 32. CTM\_DESC\_SRC register**

*Cut-Through Mode Source Address Register*

Bit	Field	Mode	Initial Value	Description
31:0	ADD	R	0x0	Not Applicable for FMM

**Table 33. CTM\_DESC\_DEST register**

*Cut-Through Mode Destination Address Register*

Bit	Field	Mode	Initial Value	Description
31:0	ADD	R	0x0	Not Applicable for FMM

**Table 34. CTM\_EVENT register**

*Cut-Through Mode Event Register*

*Event Flag to indicate software about TX and RX block copy*

Bit	Field	Mode	Initial Value	Description
1	RX_BLOCK_COPY_REQ	R	0x0	Not Applicable for FMM
0	TX_BLOCK_COPY_REQ	R	0x0	Not Applicable for FMM

**Table 35. RXFQ0\_SA register**

*RX FIFO Queue 0 Start Address Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
31:6	ADD	R/W	0x0	In FMM, ADD stores the start address of RXFQ0 in LMEM. The address must be 64byte aligned. The bits[5:0] are always 0 and not considered.

**Table 36. RXFQ0\_EA register**

*RX FIFO Queue 0 End Address Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
31:6	ADD	R/W	0x0	In FMM, ADD indicates the end address of RXFQ0 in LMEM. The address must be 64byte aligned. The bits[5:0] are always 0 and not considered.

**Table 37. RXFQ0\_RPTR register**

*RX FIFO Queue 0 Read Pointer Register*

Bit	Field	Mode	Initial Value	Description
31:2	ADD	R/W	0x0	In FMM, ADD indicates the address in LMEM RXFQ0 from where the last word of previously enqueued RXQE is read by the host. This is updated by the IP and is read only in in FMM. Word aligned address. The ADDR[1:0] bits are always assumed to be 0b00 and not considered.

**Table 38. RXFQ0\_WPTR register**

*RX FIFO Queue 0 Write Pointer Register*

Bit	Field	Mode	Initial Value	Description
31:2	ADD	R	0x0	In FMM, ADD indicates the address in LMEM RXFQ0 where the last word of previously enqueued RXQE is written. This value is updated by the IP and is a word aligned address. The ADDR[1:0] bits are always assumed to be 0b00 and not considered.

**Table 39. RXFQ0\_WRAP\_PTR register**

*RX FIFO Queue 0 Wrap Pointer in SMEM Register*

Bit	Field	Mode	Initial Value	Description
31:2	SMEM_ADD	R	0x0	Not Applicable for FMM

**Table 40. RXFQ1\_SA register**

*RX FIFO Queue 1 Start Address Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
31:6	ADD	R/W	0x0	In FMM, ADD stores the start address of RXFQ1 in LMEM. The address must be 64byte aligned. The bits[5:0] are always 0 and not considered.

**Table 41. RXFQ1\_EA register**

*RX FIFO Queue 1 End Address Register*

*This register is accessible in write mode when the MH is not started, otherwise it is only readable. See MH\_CTRL.MH\_ENABLE = 0.*

Bit	Field	Mode	Initial Value	Description
31:6	ADD	R/W	0x0	In FMM, ADD stores the end address of RXFQ1 in LMEM. The address must be 64byte aligned. The bits[5:0] are always 0 and not considered.

**Table 42. RXFQ1\_RPTR register***RX FIFO Queue 1 Read Pointer Register*

Bit	Field	Mode	Initial Value	Description
31:2	ADD	R/W	0x0	In FMM, ADD indicates the address in LMEM RXFQ1 from where the last word of previously enqueued RXQE is read. This is updated by the IP and is read only in in FMM. Word aligned address. The ADDR[1:0] bits are always assumed to be 0b00 and not considered.

**Table 43. RXFQ1\_WPTR register***RX FIFO Queue 1 Write Pointer Register*

Bit	Field	Mode	Initial Value	Description
31:2	ADD	R	0x0	In FMM, ADD indicates the address in LMEM RXFQ1 where the last word of previously enqueued RXQE is written. This value is updated by the IP in both modes and is a word aligned address. The ADDR[1:0] bits are always assumed to be 0b00 and not considered.

**Table 44. RXFQ1\_WRAP\_PTR register***RX FIFO Queue 1 Wrap Pointer in SMEM Register*

Bit	Field	Mode	Initial Value	Description
31:2	SMEM_ADD	R	0x0	Not Applicable for FMM

**Table 45. RXFQ\_STS register***RX FIFO Queue Status register*

Bit	Field	Mode	Initial Value	Description
15:8	RXFQ1_FILL_LEV EL	R	0x0	FMM: Indicates the number of messages in RXFQ1 pending to be dequeued. Possible values are 0 to 255.
7:0	RXFQ0_FILL_LEV EL	R	0x0	FMM: Indicates the number of messages in RXFQ0 pending to be dequeued. Possible values are 0 to 255.

**Table 46. DEBUG\_TEST\_CTRL register***Debug Control register*

Bit	Field	Mode	Initial Value	Description
10:8	HDP_SEL	R/W	0x0	Define the set of signals to be monitored on the HDP[15:0] bus signal interface.
0	HDP_EN	R/W	0x0	When writing 1, enable the hardware debug port to monitor MH internal signals.

**Table 47. TX\_SCAN\_WC register***TX-SCAN winning candidates register**This register gives the information on the winning candidate evaluated by the TX-Scan.*

Bit	Field	Mode	Initial Value	Description
31:16	FQ_PQ_ADD	R	0x0	LMEM address pointer to the winning candidate(FQ or PQ)
6:2	PQSN	R	0x0	Slot number of the PQ if the winning candidate is from PQ
1	FQ_PQ	R	0x0	0- winning candidate is from TXFQ 1-winning candidate is from TXPQ
0	VALID	R	0x0	0- Contents of TX_SCAN_WC are not valid 1- Contents of TX_SCAN_WC are valid

**Table 48. TX\_SCAN\_PC register**

*TX-SCAN prepared candidates register*

*This register gives the information on the prepared candidate which is in pipeline evaluated by the TX-Scan.*

Bit	Field	Mode	Initial Value	Description
31:16	FQ_PQ_ADD	R	0x0	LMEM address pointer to the prepared candidate(FQ or PQ)
6:2	PQSN	R	0x0	Slot number of the PQ if the prepared candidate is from PQ
1	FQ_PQ	R	0x0	0- prepared candidate is from TXFQ 1-prepared candidate is from TXPQ
0	VALID	R	0x0	0- Contents of TX_SCAN_PC are not valid 1- Contents of TX_SCAN_PC are valid

**Table 49. VBM\_STATUS register**

*Virtual Buffer Manager Status register*

Bit	Field	Mode	Initial Value	Description
6	TXFQ_ENQ	R	0x0	When set to 1 indicates TXFQ enqueueing in progress
5	TXPQ_ENQ	R	0x0	When set to 1 indicates TXPQ enqueueing in progress
4	RXFQ0_DEQ	R	0x0	When set to 1 indicates RXFQ0 dequeuing in progress
3	RXFQ1_DEQ	R	0x0	When set to 1 indicates RXFQ1 dequeuing in progress
2	TEFQ_DEQ	R	0x0	When set to 1 indicates TEFQ dequeuing in progress
1	CTB_ENQ	R	0x0	When set to 1 indicates CTB enqueueing in progress (Not Applicable for FMM)
0	CTB_DEQ	R	0x0	When set to 1 indicates CTB dequeuing in progress (Not Applicable for FMM)

## 1.5.6 Functional Description

The MH can manage up to one TX FIFO Queue, one TX Event FIFO Queue with up to 63 elements, up to 2 RX FIFO Queues and up to 32 TX priority queue slots. All accesses to LMEM are controlled by MH. The Virtual Buffer manager (VBM) inside MH handles enqueueing of TX messages into TXFQ and TXPQ slots and dequeuing of messages from RXFQs and TX Event FIFO Queue. TX Handler module inside MH handles the transmission of the enqueued messages to PRT. RX Handler module inside MH handles enqueueing of received messages from PRT into LMEM.

The LMEM controller module handles the arbitration and accesses to LMEM from all the other submodules in MH.

### 1.5.6.1 TX Message Header Definition

The TX messages stored into LMEM consists of header part and payload part. This section explains the format of TX message header and the way in which the header words must be stored into TXFQ or TXPQ.

The TX Message Header data structure depends on the CAN Frame Format (CAN Classic, CAN FD, CAN XL) .

#### 1.5.6.1.1 TX Message Header for Full Message Mode (FMM)

The following tables describe the three data structures used for the headers in FMM.

**Table 50. Classical CAN TX Queue Header (page 1 of 2)**

Tn	Bits	Name	Description/Constraints
T0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID
	[17:0]	ExtID [17:0]	Extended ID (applicable only for CEFF)

Table 50. Classical CAN TX Queue Header (page 2 of 2)

Tn	Bits	Name	Description/Constraints
T1	[31]	Reserved	Not Applicable
	[30]	FIR	Fault Injection Request
	[29]	EFC (HOST)	Event FIFO Control: When set to 0, TX Event FIFO is not stored for the TX message. When set to 1, TX Event FIFO is stored for the TX message
	[28:27]	Reserved	Not Applicable
	[26]	RTR	Remote Transmssion Request
	[25:20]	Reserved	Not Applicable
	[19:16]	DLC [3:0]	Data Length Code
	[15:0]	MM (HOST)	Message Marker (host)

Note: CAN Classic frames (CBFF, CEFF) require **T0.FDF** = 0 and **T0.XLF** = 0. The header consists of T0 and T1.

Table 51. CAN FD TX Queue Header

Tn	Bits	Name	Description/Constraints
T0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID
	[17:0]	ExtID [17:0]	Extended ID (applicable only for FEFF)
T1	[31]	Reserved	Not Applicable
	[30]	FIR	Fault Injection Request
	[29]	EFC (HOST)	Event FIFO Control: When set to 0, TX Event FIFO is not stored for the TX message. When set to 1, TX Event FIFO is stored for the TX message
	[28:27]	Reserved	Not Applicable
	[26]	0	Must be set to 0
	[25]	BRS	Bit Rate Switch
	[24:21]	Reserved	Not Applicable
	[20]	ESI	Error State Indicator
	[19:16]	DLC [3:0]	Data Length Code
[15:0]	MM (HOST)	Message Marker (HOST)	

Note: CAN FD frames (FBFF, FEFF) and CAN FD light commander frames require **T0.FDF** = 1 and **T0.XLF** = 0. The header consists of T0 and T1.

Table 52. CAN XL TX Queue Header (FMM) (page 1 of 2)

Tn	Bits	Name	Description/Constraints
T0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	Priority ID [28:18]	Priority Identifier (11 bit identifier for frames in CAN XL Frame Format(XLFF))
	[17]	RRS	Remote Request Substitution
	[16]	SEC	Simple Extended Content
	[15:8]	VCID [7:0]	Virtual CAN Network ID
	[7:0]	SDT [7:0]	SDU Type

Table 52. CAN XL TX Queue Header (FMM) (page 2 of 2)

Tn	Bits	Name	Description/Constraints
T1	[31]	Reserved	Not Applicable
	[30]	FIR	Fault Injection Request
	[29]	EFC (HOST)	Event FIFO Control: When set to 0, TX Event FIFO is not stored for the TX message. When set to 1, TX Event FIFO is stored for the TX message
	[28:27]	Reserved	Not Applicable
	[26:16]	DLC-XL [10:0]	Data Length Code with CAN XL encoding
	[15:0]	MM (HOST)	Message Marker (HOST)
T2	[31:0]	AF [31:0]	Acceptance Field

Note: CAN XL frames (XLFF) require **T0.FDF** = 1, **T0.XLF** = 1 and **T0.XTD** = 0. The header consists of T0, T1 and T2.

There are two fields in the header which are not part of CAN protocol :

- 1) EFC bit: This bit must be decided by the host while storing the header. The TX event FIFO element will be created for a TX message only if this bit is set by the host.
- 2) MM(Message Marker) : This field is defined by the host while storing the header. MM is a 16bit ID for a message and the same MM value is copied into TX event FIFO Queue element to identify the status.

Note: The byte order of the Acceptance Field, delivered to the PRT, has to be reordered by the MH:

T2[7:0] => TX\_MSG\_DATA [31:24]

T2[15:8] => TX\_MSG\_DATA [23:16]

T2[23:16] => TX\_MSG\_DATA [15:8]

T2[31:24] => TX\_MSG\_DATA [7:0]

### 1.5.6.2 RX Message Header Definition

Messages received from the CAN Bus are stored in the LMEM, each consisting of a header followed by the payload. The header data structure depends on the CAN Frame Format (CAN Classic, CAN FD, CAN, XL) used for this message on the CAN Bus. It can be identified by the header bits FDF and XLF. The following tables describe the three data structures used for the headers, consisting of the words R0, R1 and R2.

Table 53. Classical CAN RX Queue Header

Rn	Bits	Name	Description/Constraints
R0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID (11 bit Identifier)
	[17:0]	ExtID [17:0]	Extended ID (29 bit Identifier) (applicable only for CEFF)
R1	[31:28]	Reserved	Not Used
	[27]	Reserved	Not Used
	[26]	RTR	Remote Transmission Request
	[25:20]	Reserved	Not Used
	[19:16]	DLC [3:0]	Data Length Code
	[15:12]	SN [3:0]	Sequence Number: order in which the message gets stored into the queue
	[11]	RX_IRQ	IRQ bit copied from the filter element which was matched for this message
	[10]	FAB	Filter Aborted: when set to 1, the RX filtering process was ended before completion without results
	[9]	ALERT	ALERT bit copied from the filter element which was matched for this message
	[8]	FM	Filter Match: When set to 1 one of the filter elements (defined by FIDX[7:0]) has detected a match
	[7]	Reserved	Not Used
[6:0]	FIDX [6:0]	Filter Index: provide the information of the filter index which has been triggered	

Note: CAN Classic frames (CBFF, CEFF) can be identified by **R0.FDF** = 0 and **R0.XLF** = 0.

**Table 54. CAN FD RX Queue Header**

Rn	Bits	Name	Description/Constraints
R0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID (11 bit Identifier)
	[17:0]	ExtID [17:0]	Extended ID (29 bit Identifier) (applicable only for FEFF)
R1	[31:28]	Reserved	Not Used
	[27:26]	Reserved	Not Used
	[25]	BRS	Bit Rate Switch
	[24:21]	Reserved	Not Used
	[20]	ESI	Error State Indicator
	[19:16]	DLC [3:0]	Data Length Code
	[15:12]	SN [3:0]	Sequence Number: order in which the message gets stored into the queue
	[11]	RX_IRQ	IRQ bit copied from the filter element which was matched for this message
	[10]	FAB	Filter Aborted: when set to 1, the RX filtering process was ended before completion without results
	[9]	ALERT	ALERT bit copied from the filter element which was matched for this message
	[8]	FM	Filter Match: When set to 1 one of the filter elements (defined by FIDX[7:0]) has detected a match
	[7]	Reserved	Not Used
	[6:0]	FIDX [6:0]	Filter Index: provide the information of the filter index which has been triggered

Note: CAN FD frames (FBFF, FEFF) can be identified by **R0.FDF** = 1 and **R0.XLF** = 0.

**Table 55. CAN XL RX Queue Header (page 1 of 2)**

Rn	Bits	Name	Description/Constraints
R0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID
	[17]	RRS	Remote Request Substitution
	[16]	SEC	Simple Extended Content
	[15:8]	VCID [7:0]	Virtual CAN Network ID
	[7:0]	SDT [7:0]	SDU Type

Table 55. CAN XL RX Queue Header (page 2 of 2)

Rn	Bits	Name	Description/Constraints
R1	[31:28]	Reserved	Not Used
	[27]	Reserved	Not Used
	[26:16]	DLC-XL [10:0]	Data Length Code with CAN XL encoding
	[15:12]	SN [3:0]	Sequence Number: order in which the message gets stored into the queue
	[11]	RX_IRQ	IRQ bit copied from the filter element which was matched for this message
	[10]	FAB	Filter Aborted: when set to 1, the RX filtering process was ended before completion without results
	[9]	ALERT	ALERT bit copied from the filter element which was matched for this message
	[8]	FM	Filter Match: When set to 1 one of the filter elements (defined by FIDX[7:0]) has detected a match
	[7]	Reserved	Not Used
	[6:0]	FIDX [6:0]	Filter Index: provide the information of the filter index which has been triggered
R2	[31:0]	AF [31:0]	Acceptance Field

Note: CAN XL frames (XLFF) could be identified by **R0.FDF = 1** and **R0.XLF = 1**.

Note: The byte order of the Acceptance Field, delivered from the PRT, has to be reordered by the MH:

R2[7:0] <= RX\_MSG\_DATA [31:24]

R2[15:8] <= RX\_MSG\_DATA [23:16]

R2[23:16] <= RX\_MSG\_DATA [15:8]

R2[31:24] <= RX\_MSG\_DATA [7:0]

### 1.5.6.3 TX Event Element Header Definition

The XS\_CAN IP supports 1 TX Event FIFO Queue, named TEFQ. The TEFQ elements are called TEQE. It stores one TEQE to the TEFQ per TX message transmitted if EFC (event FIFO control bit) bit in the TXQE header is enabled.

The following table describes the header format for CC CAN and CAN FD in TEQE when **TEFQ\_CFG.TEQE\_LARGE** is enabled.

Table 56. CAN CC and CAN FD TX Event FIFO Queue Header (TEQE\_LARGE = 1) (page 1 of 2)

En	Bits	Name	Description/Constraints
E0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID (11 bit Identifier)
	[17:0]	ExtID [17:0]	Extended ID (29 bit Identifier)
E1	[31]	SFPQ	Source EF/PQ. When 0, indicates FQ else PQ
	[30:29]	TXS [1:0]	Transmit Status:
			00->no information
			01->message sent successfully,
			10->message transmission attempt aborted after reaching the "retransmission count" limit (see ISO/DIS11898-2024),
			11->message skipped due to HFI (Header Format Invalid)
	[28]	TSPE	Time Stamp Parity Error
	[27]	Reserved	Not Applicable
	[26]	RTR or 0	RTR for CAN CC / 0 for CAN FD
	[25]	BRS or Reserved	BRS for CAN FD / Not Applicable for CAN CC
[24:21]	Reserved	Not Applicable	
[20]	ESI or Reserved	ESI for CAN FD / Not Applicable for CAN CC	
[19:16]	DLC [3:0]	Data Length Code	
[15:0]	MM [15:0]	Message Marker	

**Table 56. CAN CC and CAN FD TX Event FIFO Queue Header (TEQE\_LARGE = 1)** (page 2 of 2)

En	Bits	Name	Description/Constraints
E2	[31:16]	TS [31:16]	Lower order Time Stamp
	[15:0]	TS [15:0]	Lower order Time Stamp
E3	[31:16]	TS [63:48]	Higher order Time Stamp
	[15:0]	TS [47:32]	Higher order Time Stamp
E4	[31:0]	Reserved	Not Applicable

The header format for CAN XL in TEQE when TEFQ\_CFG.TEQE\_LARGE is enabled is given in the below table.

**Table 57. CAN XL TX Event FIFO Queue Header (TEQE\_LARGE = 1)**

En	Bits	Name	Description/Constraints
E0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	Priority ID [28:18]	Priority Identifier (11 bit identifier for frames in CAN XL Frame Format(XLFF))
	[17]	RRS	Remote Request Substitution
	[16]	SEC	Simple Extended Content
	[15:8]	VCID [7:0]	Virtual CAN Network ID
	[7:0]	SDT [7:0]	SDU Type
E1	[31]	SFPQ	Source EF/PQ. When 0, indicates FQ else PQ
	[30:29]	TXS [1:0]	Transmit Status: 00->no information
			01->message sent succesfully,
			10->message transmission attempt aborted after reaching the "retransmission count" limit (see ISO/DIS11898-2024),
			11->message skipped due to HFI (Header Format Invalid)
	[28]	TSPE	Time Stamp Parity Error
	[27]	Reserved	Not Applicable
	[26:16]	DLC - XL [10:0]	Data Length Code with CAN XL encoding
[15:0]	MM [15:0]	Message Marker	
E2	[31:0]	AF [31:0]	Acceptance Field
E3	[31:16]	TS [31:16]	Lower order Time Stamp
	[15:0]	TS [15:0]	Lower order Time Stamp
E4	[31:16]	TS [63:48]	Higher order Time Stamp
	[15:0]	TS [47:32]	Higher order Time Stamp

For TEFQ\_CFG.TEQE\_LARGE when disabled, the header format for CC CAN and CAN FD is given as:

**Table 58. CC CAN and CAN FD TX Event FIFO Queue Header (TEQE\_LARGE = 0)** (page 1 of 2)

En	Bits	Name	Description/Constraints
E0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	BaseID [28:18]	Base ID (11 bit Identifier)
	[17:0]	ExtID [17:0]	Extended ID (29 bit Identifier)

Table 58. CC CAN and CAN FD TX Event FIFO Queue Header (TEQE\_LARGE = 0) (page 2 of 2)

En	Bits	Name	Description/Constraints
E1	[31]	SFPQ	Source EF/PQ. When 0, indicates FQ else PQ
	[30:29]	TXS [1:0]	Transmit Status:
			00->no information
			01->message sent successfully,
			10->message transmission attempt aborted after reaching the "retransmission count" limit (see ISO/DIS11898-2024),
			11->message skipped due to HFI (Header Format Invalid)
	[28]	TSPE	Time Stamp Parity Error
	[27]	Reserved	Not Applicable
	[26]	RTR or 0	RTR for CAN CC / 0 for CAN FD
	[25]	BRS or Reserved	BRS for CAN FD / Not Applicable for CAN CC
	[24:21]	Reserved	Not Applicable
[20]	ESI or Reserved	ESI for CAN FD / Not Applicable for CAN CC	
[19:16]	DLC [3:0]	Data Length Code	
[15:0]	MM [15:0]	Message Marker	
E2	[31:16]	TS [31:16]	Lower order Time Stamp
	[15:0]	TS [15:0]	Lower order Time Stamp
E3	[31:16]	TS [63:48]	Higher order Time Stamp
	[15:0]	TS [47:32]	Higher order Time Stamp

In case of CAN XL, when TEFQ\_CFG.TEQE\_LARGE is disabled, the header format is shown in the following figure:


Table 59. CAN XL TX Event FIFO Queue Header (TEQE\_LARGE = 0)

En	Bits	Name	Description/Constraints
E0	[31]	FDF	FD Format
	[30]	XLF	XL Format
	[29]	XTD	Extended Identifier
	[28:18]	Priority ID [28:18]	Priority Identifier (11 bit identifier for frames in CAN XL Frame Format(XLFF))
	[17]	RRS	Remote Request Substitution
	[16]	SEC	Simple Extended Content
	[15:8]	VCID [7:0]	Virtual CAN Network ID
	[7:0]	SDT [7:0]	SDU Type
E1	[31]	SFPQ	Source EF/PQ. When 0, indicates FQ else PQ
	[30:29]	TXS [1:0]	Transmit Status:
			00->no information
			01->message sent successfully,
			10->message transmission attempt aborted after reaching the "retransmission count" limit (see ISO/DIS11898-2024),
			11->message skipped due to HFI (Header Format Invalid)
	[28]	TSPE	Time Stamp Parity Error
	[27]	Reserved	Not Applicable
	[26:16]	DLC - XL [10:0]	Data Length Code with CAN XL encoding
[15:0]	MM [15:0]	Message Marker	
E2	[31:16]	TS [31:16]	Lower order Time Stamp
	[15:0]	TS [15:0]	Lower order Time Stamp
E3	[31:16]	TS [63:48]	Higher order Time Stamp
	[15:0]	TS [47:32]	Higher order Time Stamp

### 1.5.6.4 LMEM Configuration

This diagram shows an example of how different queues can be configured in LMEM.

## LMEM Configuration



**Figure 4. LMEM Configuration Diagram**

#### 1.5.6.4.1 RX Filter Elements

The RX filter elements consists of the Filter Element Configuration (FEC) and its one or two reference - mask pairs (REFP). The REFP has consists of 32 bit reference value and 32 bit mask value. Host must store the RX Filter elements via the transparent access address at AHB interface. Note that MH need not be enabled for transparent accesses. Refer section 1.4.1.2 XS\_CAN IP Memory Map for the address range. Virtual Buffers are not present for RX Filter element storage. A more detailed section is described in RX Filter section (1.5.6.7.4).

#### 1.5.6.4.2 TXFQ - TX FIFO Queue

The XS\_CAN IP supports 1 TX FIFO Queue (TXFQ) defined in LMEM. A TX FIFO Queue holds TX messages to be sent in order to the PRT. Each message inside TXFQ is called a TX Queue Element (TXQE). Each TXQE consists of header and the payload.

The IP does not support overwriting of messages in the TXFQ. The IP provides access to the TXFQ via the AHB slave interface through virtual address in VBM. While a TXQE is getting enqueued into TXFQ, the message can wrap around without overwriting pending messages.

The TXFQ is enabled when **MH\_CFG.TXFQE** is set to 1. The XS\_CAN IP provides a register **TXFQ\_LMEM\_SA.ADD** to configure the start address and **TXFQ\_LMEM\_EA.ADD** to configure the end address of TXFQ in LMEM. The address values are always 64 bytes aligned.

**TXFQ\_CFG.MAX\_ELEM\_SIZE[5:0]** is the TX FIFO Configuration register which defines the maximum size of 1 TXQE which includes the header and payload. The total size of TXFQ should be greater than or equal to **TXFQ\_CFG.MAX\_ELEM\_SIZE** else it is not considered as a valid configuration. Also XS\_CAN IP does not generate TXFQ\_WREQ if MAX\_ELEM\_SIZE=0.

The status registers for TXFQ are given as:


**TXFQ\_STS.FIFO\_FULL**:- when set to 1, indicates TXFQ is full. Empty condition can be detected by reading the fill level register TXFQ\_STS.FILL\_LEVEL

**TXFQ\_STS.FILL\_LEVEL**:- It is a read-only register which stores the fill level of TXFQ. The maximum fill level of the TXFQ is 255. It indicates the total number of messages in the TXFQ pending for transmission. Once a message is successfully enqueued into FIFO, **TXFQ\_STS.FILL\_LEVEL** is incremented by 1 and decremented by 1 when a message is successfully dequeued. If the maximum fill level is attained, TXQE is no longer enqueued, even when there is empty memory space left. Status register fields are updated one clock after the interrupt TX functional interrupt TXFQ\_ENQ gets generated from MH.

With every Enqueuing process, the TXFQ write pointer **TXFQ\_WPTR.WPTR\_ADD** is updated and with every dequeuing process, the TXFQ read pointer **TXFQ\_RPTR.RPTR\_ADD** is updated.

The TX FIFO Queue Write Pointer register **TXFQ\_WPTR.WPTR\_ADD** points to the location where the last word of TXQE is enqueued and the next TXQE starts at address wptr+4. This address is updated by VBM in MH.

The TX FIFO Queue Read Pointer register **TXFQ\_RPTR.RPTR\_ADD** points to the location corresponding to the last word of TXQE is read by TX Handler for transmission to PRT. This address is updated by TX Handler in MH.



**Figure 5. TX FIFO Queue Configuration**

The XS\_CAN IP stores the full message into LMEM in FMM. The TXQEs are stored back to back in the TXFQ to use LMEM efficiently.

There are 2 words of header for CAN Classic and CAN FD whereas 3 words of header for CAN XL.

The diagram given above shows an example representation of how messages can be enqueued into TXFQ.

M1 (CAN CC), M2 (CAN FD) and M3 (CAN XL) are TX messages 1, 2 and 3 respectively.

For FMM, M1\_T0 and M1\_T1 are headers and M1\_T2 onwards is payload in case of CAN Classic and M2\_T0 and M2\_T1 are headers and M2\_T2 onwards is payload in case of CAN FD. In case of CAN XL, M3\_T0, M3\_T1 and M3\_T2 are all headers whereas M3\_T3 onwards it is payload.

Refer section 1.5.6.1 for TX header format description.

**1.5.6.4.3 TXPQ - TX Priority Queue**

The XS\_CAN IP supports 1 TX Priority Queue (TXPQ). It supports up to 32 priority queue slots and the number of slots are user configurable.

The user does not have the flexibility to choose the slot to store the message which is to be enqueued. The VBM in MH will direct the Priority Queue message in ascending order of slot index.

The IP provides access to the TXPQ via the AHB slave interface via VBM virtual address mapping.

Each message inside TXPQ is called a TX Queue Element (TXQE). Each TXQE consists of header and the payload. The maximum size of the message stored depends on the size of PQ slot configured. If the host writes a TXQE larger than TX slot size, the messages are discarded.

The TXPQ registers are configured before MH is started and cannot be modified in between operation. The register **MH\_CFG.TXPQE** when set to 1 enables the TXPQ. The IP provides a register **TXPQ\_LMEM.SA** to configure the TXPQ start address in the LMEM. The address value is always 64 bytes aligned.

The TXPQ Configuration register **TXPQ\_CFG.SLOT\_SIZE** defines the size of each priority queue slots in LMEM and the size is mentioned in granularity of 4 bytes for efficient use of LMEM. All slots have the same size. **TXPQ\_CFG.SLOT\_NUM** is a TXPQ configuration register which is responsible to configure the number of slots in TXPQ, user can store up to 32 slots where each slot stores one TXQE.

The start address of Slot n where n is in {1 to 32} in TXPQ is calculated as:  
(TXPQ\_LMEM.SA)+ (n\* TXPQ\_CFG.SLOT\_SIZE ).  
End address of each slot (n) is Start address of slot (n+1)-4


Static registers for TXPQ are given as:

**TXPQ\_STS0.SLOT\_OCC**: When **SLOT\_OCC[n]** = 1, the TXPQ slot n is busy which means that the TX message in slot n is being loaded in LMEM and considered by TX-SCAN. The message attached to the slot n has not been sent yet as long as this bit remains high.

**TXPQ\_STS1.TXPQ\_FULL**: When set to 1, indicates all slots are occupied and cannot store any new message. Empty condition of TXPQ can be detected by reading the fill level register **TXPQ\_STS1.FILL\_LEVEL**.

**TXPQ\_STS1.FILL\_LEVEL**: It defines the total number of messages in the TXPQ pending for transmission. The maximum allowed fill level is same as the number of slots configured by the user. Once a message is successfully enqueued, **TXPQ\_STS1.FILL\_LEVEL** is incremented by 1 and decremented by 1 when a message is successfully dequeued. Once maximum fill level is attained, no more elements are enqueued. Status register fields are updated one clock after the interrupt TX functional interrupt **TXPQ\_ENQ** gets generated from MH

**TXPQ\_WPTR.WPTR\_ADD** is TXPQ Write Pointer register which indicates the LMEM address corresponding to the last word of the previously enqueued TXQE.



**Figure 6. TX Priority Queue Configuration**

The XS\_CAN IP stores the full message into LMEM as TXQE though the maximum size of the message stored depends on the size of PQ slot configured.

There are 2 words of header for CAN Classic and CAN FD and 3 words of header for CAN XL.

TXPQ does not store TXQEs back to back like in TXFQ. If the message size is less than the slot size, the remaining free space is not used and next message is stored from beginning of the next slot.

The figure mentioned above shows an example representation of how messages are enqueued into slots in TXPQ.

M1 (CAN CC), M2(CAN FD), M3 (CAN XL) and M(N-1) are TX messages of slots 1, 2, 3 and N-1 respectively where N is the number of slots in TXPQ (TXPQ\_CFG.SLOT\_NUM).

For FMM, in slot 0, M1\_T0, M1\_T1 are headers and M1\_T2 onwards is payload in case of CAN Classic and M2\_T0, M2\_T1 are headers and M2\_T2 onwards is payload for slot 1 in case of CAN FD. In case of CAN XL in slot 2, M3\_T0, M3\_T1 and M3\_T2 are all headers whereas M3\_T3 onwards it is payload.

Refer section 1.5.6.1 for TX header format description.

#### 1.5.6.4.4 RXFQ - RX FIFO Queue

The XS\_CAN IP supports 2 RX FIFO Queues, namely RXFQ0 and RXFQ1. RXFQ contains the RX messages which are received after RX filtering. For FMM, RX fifos are defined in LMEM.

The received messages are stored back-to-back into RXFQ as RX Queue Elements (RXQE). A RXQE consists of Rx message header, payload data and timestamp. The RX message header contains 4 bit message sequence number which is incremented every time a new message is enqueued and transferred to LMEM. This is done to check the order of the messages as a safety mechanism. The last two words enqueued into the RXFQs are always the timestamp values.

The RXFQ0 is enabled when **MH\_CFG.RXFQ0E** is set to 1 and RXFQ1 is enabled when **MH\_CFG.RXFQ1E** is set to 1. The XS\_CAN IP provides a register **RXFQ0\_SA.ADD** for RXFQ0 to configure the start address of RXFQ0 and **RXFQ1\_SA.ADD** for RXFQ1 to configure the start address of RXFQ1. RXFQ End Address register **RXFQ0\_EA.ADD** (RXFQ0) and **RXFQ1\_EA.ADD** (RXFQ1) stores the end address of RXFQ0 and RXFQ1 respectively. The addresses are always 64 byte aligned.

**RXFQ\_STS.RXFQ0\_FILL\_LEVEL** and **RXFQ\_STS.RXFQ1\_FILL\_LEVEL** are RXFQ Status registers which indicates the number of messages in RXFQ0 and RXFQ1 pending to be dequeued respectively. The maximum fill level is 255 elements. It gets incremented every time a new message is successfully enqueued into LMEM and is decremented when its dequeued from LMEM. Once the maximum level is attained, no more messages are enqueued even when there is space remaining in FIFO. Status register fields are updated one clock after the interrupt RX functional interrupt **RXFQx\_DEQ/RXFQx\_ENQ** gets generated from MH.

Released

RXFQ IN LMEM (FMM)




Figure 7. RXFQ Configuration in FMM

1.5.6.4.4.1 FMM - Full Message Mode

In FMM, the two RXFQs are defined in LMEM. There are 2 words of header for CAN Classic and CAN FD and 3 words of header for CAN XL.

The RXFQ0 and RXFQ1 start address registers `RXFQ0_SA.ADD` and `RXFQ1_SA.ADD` and end address registers `RXFQ0_EA.ADD` and `RXFQ1_EA.ADD` stores the start and end addresses in LMEM in case of FMM.

The IP stores RX messages back-to-back into each of the RXFQ and supports wrapping around of messages in LMEM.

The diagram given above shows an example representation of how messages can be enqueued into RXFQ in LMEM in case of FMM. More details are given in section 1.5.6.2 for RX Header format description.

1.5.6.4.5 TEFQ - TX Event FIFO Queue

The XS\_CAN IP supports 1 TX Event FIFO Queue, named TEFQ. The TEFQ elements are called TEQE. It stores one TEQE to the TEFQ per TX message transmitted if EFC (event FIFO control bit) bit in the TXQE header is enabled.

The TEFQ is enabled when **MH\_CFG.TEFQE** is set to 1. The IP provides a register **TEFQ\_LMEM.SA** to configure the TEFQ start address where the TEQE are defined in LMEM. The address is always 64 bytes aligned.

The TEFQ LMEM Configuration register **TEFQ\_CFG.TEQE\_LARGE** decides the size of TEQE. When it is set to 1, the TEQE is of 5 words else it is of 4 words for all frame formats.

**TEFQ\_CFG.TEQE\_NUM** is also a TEFQ LMEM Configuration register which defines the maximum number (63 elements) of TEQE that can be stored in LMEM.

The TEFQ Status registers are as follows:

**TEFQ\_STS.TEFQ\_FULL**: When set to 1, the TEFQ has reached maximum number of elements.

**TEFQ\_STS.FILL\_LEVEL**: It defines the number of TEQE enqueued successfully in TEFQ.

Status register fields are updated one clock after the interrupt TEFQ\_DEQ is generated from MH.

The TEFQ Write Pointer register **TEFQ\_WPTR.WPTR\_ADD** is updated with every enqueueing process and with every dequeuing process, the read pointer **TEFQ\_RPTR.RPTR\_ADD** is updated.

TEFQ\_WPTR.WPTR\_ADD points to the location in LMEM corresponding to the last word of previously enqueued TEQE whereas TEFQ\_RPTR.RPTR\_ADD indicates the location in LMEM corresponding to the last word of previously dequeued TEQE.

In the figure mentioned below for TEFQ Configuration in LMEM, it is segregated on the basis of the TEFQ LMEM Configuration register **TEFQ\_CFG.TEQE\_LARGE**. When it is set to 1, there are 5 words in TEFQ [E0, E1, E2, E3, E4] wherein in case of CC CAN and CAN FD, E2 has header (T2) whereas in case of CAN XL, E2 has Acceptance Field (AF). And when **TEFQ\_CFG.TEQE\_LARGE** is disabled, E4 word is reserved. Refer section 1.5.6.3 for TX Event Header format description.




Figure 8. TX Event FIFO Configuration in LMEM

### 1.5.6.5 VBM - Virtual Buffer Manager

The virtual buffer manager (VBM) module is a part of the message handler which supports the enqueueing and dequeuing of CAN messages and RX Filter elements in LMEM. Host accesses the LMEM via the AHB slave interface of VBM. For each type of queue, a virtual buffer is defined.

The following block diagram shows the structure of Virtual Buffer Manager (VBM).




Figure 9. VBM BLOCK DIAGRAM

#### 1.5.6.5.1 Virtual Buffers

To ease the LMEM accesses for the host, virtual buffers (VB) are defined for TXFQ, TXPQ, RXFQ0, RXFQ1, TEFQ. Virtual buffer address is a fixed address range equivalent to the size of one largest message that can be stored into the queue. All virtual addresses are 64byte aligned. There is a start address, trigger address and end address corresponding to each virtual buffer. The virtual buffer address map is defined in the table 60 for FMM. VBM accepts the transactions to virtual buffers when the **MH\_CTRL.ENABLE** bit is set. However, the transparent access to LMEM is possible without setting the **MH\_CTRL.ENABLE** bit. The configuration of **MH\_CTRL.ENABLE** bit and the dependency to the input signal *PRT\_ENABLE* from PRT module is explained in section 1.5.6.10 PRT ENABLE and MH\_ENABLE dependency. Virtual buffers are mainly for LMEM accesses and not for the register accesses of MH, PRT and IRC. All registers are accessed via APB slave interface of MH.


Table 60. VBM VIRTUAL ADDRESS MAP (FMM)

Start location Address	End locationAddress	Symbol	Name
0x01000	0x01808	TXFQ	TX FIFO Queue
0x0180C	0x01FFC	reserved	reserved
0x02000	0x02808	TXPQ	TX Priority Queue
0x0280C	0x02FFC	reserved	reserved
0x03000	0x03810	RXFQ0	RX FIFO 0 Queue
0x03814	0x03FFC	reserved	reserved
0x04000	0x04810	RXFQ1	RX FIFO 1 Queue
0x04814	0x04FFC	reserved	reserved
0x05000	0x05010	TEFQ	TX Event FIFO Queue
0x05014	0x3FFFC	reserved	reserved
0x40000	0x7FFFC	LMEM TA	LMEM Transparent Access

#### 1.5.6.5.1.1 Accessing Order

The host issues addresses in linear incrementing order (4 byte alignment) starting from the start address till the trigger address. Any other order of addresses issued is considered as a nonlinear access and the behavior is explained in Error and Exception Handling section.

The following diagram shows the valid, acceptable, and reserved address space of a virtual buffer.



**Figure 10. Address Space of a Virtual Buffer (VB)**

To start the enqueue and dequeue of a message, the host issues the start address of the VB. Trigger address corresponds to the last word of the message. Calculation of the trigger address is explained in later sections. Trigger address and end address can be same if the message has the maximum payload possible which is a CAN XL with 2KB payload.

While enqueueing, if the DLC is such that the last beat of the burst transfer consists of invalid data byte along with valid byte of data, the full 4byte data is stored into LMEM by VBM. MH sends this full word to PRT and PRT discards the invalid data during transmission.

Note: If the host issues a burst transfer that extends the addresses into reserved range of Virtual Addresses (Refer VBM Virtual Address Map), the read transfers are discarded with OK response, a predefined read data = 0xCAFECAFE is given back to the host. Writes are ignored. Refer the section Error and Exception Handling to know more about the error scenarios and the corresponding behavior of VBM.

#### 1.5.6.5.1.2 TX FIFO Queue Virtual Buffer (0x01000 - 0x01808)

This virtual buffer points to the TXFQ tail element in LMEM.i.e, the location where the next message should be stored into TXFQ. The start address of TXFQ virtual buffer is 0x01000. In FMM, end address is 0x01808 which corresponds to the maximum possible CAN message size i.e CAN XL message with 2KB payload and 3 words header.

For starting the enqueueing of a new message into TXFQ, the first word T0 of the message should be written to the start address 0x01000. This triggers the VBM to start the enqueue process into TXFQ. TXFQ handling part of the VBM converts the virtual buffer address to the actual address in LMEM where the next message should be enqueued. When a message gets enqueued into the queue for the first time, the actual address corresponding to the VB start address (0x01000) is **TXFQ\_LMEM.SA**. Next location will be **TXFQ\_LMEM.SA+4** and so on. Only write accesses are allowed to TXFQ virtual buffer.

Consecutive words of the message is written into 0x1004, 0x1008 and so on in a linear order. VBM calculates the trigger address based on the type of frame (FDF and XLF bits in T0), RTR and DLC bits in T1. Trigger address corresponds to the last word of the message being enqueued.

For example, a CAN FD frame with DLC=4, trigger address will be for word T2(0x1008). A CAN XL frame with DLC=7, trigger address will be for word T4(0x1010).

After the trigger address is accessed, the next expected address is the start address. In case if this is violated, status flags are updated based on the type of violation. Refer the registers MH\_STS0, MH\_STS1 or INTERRUPTS chapter for details on this.

In FMM, for a CAN XL with 2 KB payload, trigger address for TXFQ = 0x01808 (3 words header + 2 KB payload), remaining payload.

After enqueueing of a message into TXFQ, the following registers are updated by VBM.

- 1) Write pointer register **TXFQ\_WPTR.WPTR\_ADD** with the actual LMEM address corresponding to the last word of TXQE that is enqueued.
- 2) The fill level of the TXFQ is incremented by one and is updated into the register **TXFQ\_STS.FILL\_LEVEL**.

VBM also keeps track of the amount of space in TXFQ for storing the incoming messages.

In FMM, if the size of the received message (header + payload) is greater than the value configured in the register **TXFQ\_MAX\_ELEM\_SIZE.SIZE**, then the message will be dropped and interrupt is raised for the transaction. Next address expected will be again the start address of the virtual buffer. Also, in case if the remaining space in TXFQ is less than **TXFQ\_MAX\_ELEM\_SIZE.SIZE**, VBM will raise the TXFQ\_FULL status in **TXFQ\_STS.FIFO\_FULL** register field and virtual buffer access is disabled. Note that wrap around of messages are possible in TXFQ enqueue. If there is not enough space in the bottom of the queue equal to **TXFQ\_MAX\_ELEM\_SIZE.SIZE** and if there is free space in the beginning of the queue there by making the total space in the TXFQ greater than or equal to **TXFQ\_MAX\_ELEM\_SIZE.SIZE** then the message is stored with wrapping around. **TXFQ\_STS.FIFO\_FULL** is not raised if **TXFQ\_MAX\_ELEM\_SIZE.SIZE=0**. TXFQ is considered disabled in this case.

#### 1.5.6.5.1.3 TX Priority Queue Virtual Buffer (0x02000 - 0x02808)

This virtual buffer points to the TXPQ tail element in LMEM.i.e, the slot where the next message should be stored into TXPQ. The start address of TXPQ virtual buffer is 0x02000. In FMM, the end address is 0x02808 which corresponds to the maximum possible CAN message size i.e. CAN XL message with 2KB payload and 3 words header. But it is to be noted that the actual size of a TXQE that can be stored into TXPQ depends on the slot size defined in **TXPQ\_CFG.SLOT\_SIZE** register.

For starting the enqueueing of a new message into TXPQ, the first word T0 of the message should be written to the start address 0x02000. This triggers the VBM to start the enqueue process into TXPQ. TXPQ handling part of the VBM converts the virtual buffer address to the actual address in LMEM where the next message should be enqueued. When a message gets enqueued into the queue for the first time, the actual address corresponding to the VB start address 0x02000 is **TXPQ\_LMEM.SA**. End address is calculated from the number of slots (**TXPQ\_CFG.SLOT\_NUM**) and the size of each slot (**TXPQ\_CFG.SLOT\_SIZE**).

The VBM enqueues the message in linear incrementing order of slot index. For example, if number of slots = 32, first message gets enqueued into slot, next one into slot 2 and so on till slot number 32. Host does not have the flexibility to choose the slot index for storing the message.

Consecutive words of the message are written into 0x2004, 0x2008 and so on in a linear order. VBM calculates the trigger address based on the type of frame (FDF and XLF bits in T0), RTR and DLC bits in T1. Trigger address corresponds to the last word of the message being enqueued.

For example, a CAN FD frame with DLC = 4, trigger address is for word T2(0x2008). A CAN XL frame with DLC = 7, trigger address is for word T4(0x2010).

After the trigger address is accessed, the next expected address is the start address. In case if this is violated, status flags are updated based on the type of violation. Refer the registers MH\_STS0, MH\_STS1 or INTERRUPTS chapter for details on this.

After enqueueing of a message into TXPQ slot n, the following registers are updated.

- 1) Write pointer register **TXPQ\_WPTR.WPTR\_ADD** with the actual LMEM address corresponding to the last word of TXQE that is enqueue.
- 2) The slot occupied status into the register **TXPQ\_STS0.SLOT\_OCC[n]**.
- 3) The fill level of the TXPQ is incremented by one and is update into the register **TXPQ\_STS1.FILL\_LEVEL**.

VBM also keeps track of the amount of space in TXPQ for storing the incoming messages. In FMM, if the DLC (part of word T1) of the received message is greater than the value configured in the register **TXPQ\_CFG.SLOT\_SIZE**, then the message is dropped and interrupt is raised for the transaction. Also, in case if all slots are full, VBM sets the status in **TXPQ\_STS1.TXPQ\_FULL** register field and virtual buffer access is disabled. Any further accesses to a full TXPQ are discarded. TXPQ\_STS1.TXPQ\_FULL is not set if **TXPQ\_CFG.SLOT\_SIZE=0**.

#### 1.5.6.5.1.4 RX FIFO Queue 0 Virtual Buffer (0x03000 - 0x03810)

This virtual buffer points to the RXFQ0 head element in LMEM. i. e, the slot where the next message should be read from RXFQ0. The start address of RXFQ0 virtual buffer is 0x03000 for starting the dequeuing of a message. In FMM, the end address for an RXQE is 0x03810 which corresponds to 3 words header, 2KB payload and 2 words timestamp. RXFQ handling part of the VBM converts the virtual buffer address to the actual address in LMEM from where the next message is dequeued.

When a message gets dequeued from the queue for the first time, the actual address corresponding to the VB start address 0x03000 is **RXFQ0\_SA.ADD**. Next location will be **RXFQ0\_SA.ADD+4** and so on. Only read accesses are allowed from RXFQ virtual buffer.

Consecutive words of the message are read from 0x3004, 0x3008 and so on in a linear order. VBM calculates the trigger address based on the type of frame (FDF and XLF bits in R0), RTR and DLC bits in R1. Trigger address corresponds to the last word of the message being dequeued.

For example, a CAN FD frame with DLC=4, trigger address will be for the last word of timestamp(0x3010). A CAN XL frame with DLC=7, trigger address will be 0x3018 (3 word header+2 words payload+2 words timestamp). For a CAN XL with 2KB payload, Trigger address for RXFQ0=0x03810 (3 words header +2 KB payload+2 words of time stamp).

After the trigger address is accessed, the next expected address is the start address. In case if this is violated, status flags will be updated based on the type of violation. Refer the register MH\_STS0, MH\_STS1 or INTERRUPTS chapter for details on this.

After dequeuing of a message from RXFQ0, the following registers are updated.

- 1) Read pointer register **RXFQ0\_RPTR.ADD** with the actual LMEM address corresponding to the last word of RXQE that is dequeued.
- 2) The fill level of RXFQ0 is decremented by one and is updated into the register **RXFQ\_STS.RXFQ0\_FILL\_LEVEL**.

If RXFQ0 is empty virtual buffer access will be disabled. Any further accesses to an empty RXFQ0 is discarded with default read data 0xCAFECAFE and ok response. Corresponding interrupt is also raised.

#### 1.5.6.5.1.5 RX FIFO Queue 1 Virtual Buffer (0x04000 - 0x04810)

This virtual buffer points to the RXFQ1 head element in LMEM. i. e, the slot where the next message should be read from RXFQ1. The start address of RXFQ1 virtual buffer is 0x04000 for starting the dequeuing of a message. In FMM, the end address for an RXQE is 0x04810 which corresponds to 3 words header, 2KB payload and 2 words timestamp. RXFQ handling part of the VBM converts the virtual buffer address to the actual address in LMEM from where the next message should be dequeued.

When a message gets dequeued from the queue for the first time, the actual address corresponding to the VB start address 0x04000 is **RXFQ1\_SA.ADD**. Next location will be **RXFQ1\_SA.ADD +4** and so on. Only read accesses are allowed from RXFQ virtual buffer.

Consecutive words of the message are read from 0x04004,0x04008 and so on in a linear order. VBM calculates the trigger address based on the type of frame (FDF and XLF bits in R0), RTR and DLC bits in R1. Trigger address corresponds to the last word of the message being dequeued.

For example, a CAN FD frame with DLC=4, trigger address will be for word R2(0x04010) which includes the last word of timestamp. A CAN XL frame with DLC=7, trigger address will be for word R4(0x04018).

For a CAN XL with 2KB payload, Trigger address for RXFQ1=0x04810 (3 words header +2 KB payload+2 words of time stamp).

After the trigger address is accessed, the next expected address is the start address. In case if this is violated, status flags will be updated based on the type of violation. Refer the registers MH\_STS0,MH\_STS1 or INTERRUPTS chapter for details on this.

After dequeuing of a message from RXFQ1, the following registers are updated.

- 1) Read pointer register **RXFQ1\_RPTR.ADD** with the actual LMEM address corresponding to the last word of RXQE that is dequeued.
- 2) The fill level of RXFQ1 is decremented by one and is updated into the register **RXFQ\_STS.RXFQ1\_FILL\_LEVEL**.

If RXFQ1 is empty virtual buffer read access will be disabled. Any further accesses to an empty RXFQ1 is discarded.

#### 1.5.6.5.1.6 TX Event FIFO Queue Virtual Buffer

This virtual buffer points to the TEFQ head element in LMEM. i. e, the slot where the next message should be read from TEFQ. The start address of TEFQ virtual buffer is 0x05000 for starting the dequeuing of a message. TEFQ handling part of the VBM converts the virtual buffer address to the actual address in LMEM from where the next TEQE should be dequeued.

When a TEQE gets dequeued from the queue for the first time, the actual address corresponding to the VB start address 0x05000 is **TEFQ\_LMEM.SA**.

Consecutive words of the message are to be read by the host from 0x05004,0x05008 and so on in a linear order. VBM calculates the trigger address based on the **TEFQ\_CFG.TEQE\_LARGE** register configuration. If **TEFQ\_CFG.TEQE\_LARGE=1**, then there are 5 words in an element, else 4 words. Refer chapter 1.5.6.3 for TEQE format. When **TEFQ\_CFG.TEQE\_LARGE=1**, trigger address is 0x05010 else trigger address is 0x0500C.

After the trigger address is accessed, the next expected address is the start address. In case if this is violated, status flags will be updated based on the type of violation. Refer the registers MH\_STS0,MH\_STS1 or INTERRUPTS chapter for details on this.

After dequeuing of a message from TEFQ, the following registers are updated by VBM.

- 1) Read pointer register **TEFQ\_RPTR.RPTR\_ADD** with the actual LMEM address corresponding to the last word of TEQE that is dequeued.
- 2) The fill level of TEFQ is decremented by one and is updated into the register **TEFQ\_STS.FILL\_LEVEL**.

If TEFQ is empty, virtual buffer read access will be disabled. Any further accesses to an empty TEFQ is discarded. Refer section Error and Exception handling for more details.

#### 1.5.6.5.1.7 LMEM Transparent Access

Host can access the full 256KB LMEM address space using the address range 0x40000 to 0x7FFFC. But the actual memory space allotted to an XS\_CAN IP is indicated by the LMEMPC\_START\_ADDR and LMEMPC\_END\_ADDR values. Transparent accesses outside this range of start and end address will result in generation of LMEM\_PROTECT\_EVENT output.

Host must store the RX filter elements (Filter element configuration and reference value-mask pair) in the LMEM via transparent access addresses. Virtual buffers are not available for storing RX filter elements. Both read and write

operations are allowed in this address range. MH need not be enabled before performing this access but HOST\_CLK should be active to enable this access.

**1.5.6.5.2 Transfer Request Signals**

VBM provides the following requests to the host and CTDMA to perform transfers between SMEM and LMEM. It is to be noted that these requests are generated when MH is enabled.i.e, **MH\_CFG.ENABLE** bit should be high.

a) **TXFQ\_WREQ**: This TXFQ write request is raised by VBM when TXFQ is not full and can accept new message. After the request is raised, from the next cycle of HOST\_CLK, VBM expects TXFQ virtual buffer start address. Once the TXFQ virtual buffer start address (0x01000) is received at VBM AHB interface, this request will be pulled low by VBM till the trigger address is reached and again raised only if TXFQ is not full after the message is enqueued. If the user configures TXFQ\_CFG.MAX\_ELEM\_SIZE as 0, TXFQ\_WREQ is not raised.

b) **TXPQ\_WREQ**: The TXPQ write request is raised by VBM if there is a free slot in the TXPQ and new message can be written into this slot. After the request is raised, from the next cycle of HOST\_CLK, VBM expects TXPQ virtual buffer start address. Once the TXPQ virtual buffer start address (0x02000) is received at VBM AHB interface, this request will be pulled low by VBM till the trigger address is reached and again raised only if TXPQ is not full. If the user configures TXPQ\_CFG.SLOT\_SIZE or TXPQ\_CFG.SLOT\_NUM as 0, TXPQ\_WREQ is not raised.

c) **RXFQ0\_RREQ**: The RXFQ0 read request is raised by VBM if the RXFQ0 is not empty and there is valid data to be read by the host. After the request is raised, from the next cycle of HOST\_CLK, VBM expects RXFQ0 virtual buffer start address. Once the RXFQ0 virtual buffer start address (0x03000) is received at VBM AHB interface, this request will be pulled low by VBM till the trigger address is reached and again raised only if RXFQ0 is not empty after the message is dequeued.

Note: **RXFQ0\_RREQ** is raised only in FMM.

d) **RXFQ1\_RREQ**: The RXFQ1 read request is raised by VBM if the RXFQ1 is not empty and there is valid data to be read by the host. After the request is raised, from the next cycle of HOST\_CLK, VBM expects RXFQ1 virtual buffer start address. Once the RXFQ1 virtual buffer start address (0x04000) is received at VBM AHB interface, this request will be pulled low by VBM and again raised only if RXFQ1 is not empty after the message is dequeued.

Note: **RXFQ1\_RREQ** is raised only in FMM.


e) **TXEF\_RREQ**: The TX Event FIFO read request is raised if TEFQ is not empty and there is a TEQE to be read by the host. After the request is raised, from the next cycle of HOST\_CLK, VBM expects TEFQ virtual buffer start address. Once the TEFQ virtual buffer start address (0x05000) is received at VBM AHB interface, this request will be pulled low by VBM and again raised only if TEFQ is not empty after the element is dequeued.

f) **CTM\_TX\_WREQ**: NA in FMM

Note: This request is raised only in CTM and not in FMM.

g) **CTM\_RX\_RREQ**: NA in FMM

Note: This request is raised only in CTM and not in FMM.



**Figure 11. VBM TIMING**

**1.5.6.5.3 LMEM Request Generation**

VBM generates the accesses to LMEM based on the request from the different queue FSMs. Host issues read write accesses to LMEM through virtual address as explained in section 1.5.6.5.1. VBM receives decoded virtual address issued

by the host and generates the select signal (SELX[6]). This select signal selects between the request outputs of six FSMs as given below to be transmitted to LMEM\_CTRL:

TX FQ Enqueue  
 TX PQ Enqueue  
 RX FQ0, RX FQ1 Dequeue  
 TX EF Dequeue

At a time only one queue can be accessed by the host. AHB protocol does not support parallel read and writes. Hence, only one request to LMEM\_CTRL is active and served by the VBM.

After the request is granted, corresponding address and control signals are placed at the LMEM interface of VBM. In case of an enqueue to LMEM, actual LMEM address, wdata (from *VBM\_AHB\_HWDATA*), cs and we signals are placed to LMEM\_CONTROLLER. Once the ready from LMEM is high, access is considered complete. In case of a read, actual LMEM address along with cs and we signals are placed. Read data is sampled by VBM when ready from LMEM is high and directly propagated into RDATA of host AHB interface (*VBM\_AHB\_HRDATA*) for RX FQ0/1, TXEF Dequeue. The ready received from LMEM\_CTRL is propagated back as *VBM\_AHB\_HREADY* to the host to release the AHB bus after completion of a transaction. In case of uncorrected ECC error in a read access (indicated by *VBM\_LMEM\_ECC\_UE* = '1'), *ahb\_hresp* is given as ERROR to the host. If an access to LMEM is successful, OK response is given by VBM back to the host.

Based on the type of transfer, the output signals *VBM\_LMEM\_BURST* and *VBM\_LMEM\_BURST\_LEN* are also updated by the VBM. For burst accesses by host, *VBM\_LMEM\_BURST*=1 and the length of the burst is indicated as *VBM\_LMEM\_BURST\_LEN* = 01 for INCR4, 10 for INCR8 and 11 for INCR16. For single access, *VBM\_LMEM\_BURST*=0 and *VBM\_LMEM\_BURST\_LEN* = 00

#### 1.5.6.5.4 Interleaved Accesses in VBM

VBM supports interleaved accesses to different queues. For example, when TXFQ/TPQ enqueueing is ongoing, host can perform RXFQ/TEFQ dequeue in between or vice versa. Note that VB addresses to each queue must be issued in a linear order and also a burst transfer is an atomic transfer which cannot be split into multiple transfers by the host. Each burst request is completed before serving the next request at VBM interface.

#### 1.5.6.5.5 VBM Interrupts and Status flags

VBM updates the following flags into MH\_STS0 register. Flags are updated within 5 host clock cycles.

- 1) TXFQ\_ELEM\_TOO\_BIG- Set when DLC of the message getting enqueued into TXFQ is greater than TXFQ\_CFG.MAX\_ELEM\_SIZE. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 2) TXPQ\_ELEM\_TOO\_BIG- Set when DLC of the message getting enqueued into TXPQ is greater than TXPQ\_CFG.SLOT\_SIZE. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 3) TXFQ\_FULL\_WR- Set when host tries to write to a full TXFQ. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 4) TXPQ\_FULL\_WR- Set when host tries to write to a full TXPQ. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 5) TEFQ\_EMPTY\_RD- Set when host tries to read from an empty TEFQ. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 6) RXFQ0\_EMPTY\_RD- Set when host tries to read from an empty RXFQ0. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 7) RXFQ1\_EMPTY\_RD- Set when host tries to read from an empty RXFQ1. This condition also triggers the pulse interrupt ERR\_STS\_QUEUE\_VIOLATION\_IRQ.
- 8) CTB\_RD\_WO\_REQ- NA for FMM.
- 9) CTB\_WR\_WO\_REQ- NA for FMM.

10) TXFQ\_VB\_NO\_SA- Set when host issues another address within the VB address range instead of the expected start address to TXFQ VB .This condition triggers the pulse interrupt ERR\_STS\_VB\_NO\_SA\_IRQ.

11) TXPQ\_VB\_NO\_SA- Set when host issues another address within the VB address range instead of the expected start address to TXPQ VB .This condition triggers the pulse interrupt ERR\_STS\_VB\_NO\_SA\_IRQ.

12) TEFQ\_VB\_NO\_SA- Set when host issues another address within the VB address range instead of the expected start address to TEFQ VB .This condition triggers the pulse interrupt ERR\_STS\_VB\_NO\_SA\_IRQ.

13) RXFQ0\_VB\_NO\_SA- Set when host issues another address within the VB address range instead of the expected start address to RXFQ0 VB. This condition triggers the pulse interrupt ERR\_STS\_VB\_NO\_SA\_IRQ.

14) RXFQ1\_VB\_NO\_SA- Set when host issues another address within the VB address range instead of the expected start address to RXFQ1 VB. This condition triggers the pulse interrupt ERR\_STS\_VB\_NO\_SA\_IRQ.

15) CTB\_VB\_NO\_SA- Not Applicable for FMM.

VBM resets the corresponding FSM when an illegal access mentioned above occurs and continue to expect start address. Each of the flag mentioned above is reset with a read access to MH\_STS0 register.

VBM updates the following flags into MH\_STS1 register within 5 host clock cycles

1) TXFQ\_VB\_NONLIN\_ACC- Set when host issues non linear address after issuing the start address to TXFQ VB. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

2) TXPQ\_VB\_NONLIN\_ACC- Set when host issues non linear address after issuing the start address to TXPQ VB. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

3) TEFQ\_VB\_NONLIN\_ACC- Set when host issues non linear address after issuing the start address to TEFQ VB. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

4) RXFQ0\_VB\_NONLIN\_ACC- Set when host issues non linear address after issuing the start address to RXFQ0 VB. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

5) RXFQ1\_VB\_NONLIN\_ACC- Set when host issues non linear address after issuing the start address to RXFQ1 VB. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

6) CTB\_VB\_NONLIN\_ACC- Not Applicable for FMM.

7) TXFQ\_VB\_RD- Set when host issues AHB read access to TXFQ VB . Host has permission to only write to TXFQ Virtual buffer. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

8) TXPQ\_VB\_RD- Set when host issues AHB read access to TXPQ VB. Host has permission to only write to TXPQ Virtual buffer. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

9) TEFQ\_VB\_WR- Set when host issues AHB write access to TEFQ VB. Host has permission to only read from TEFQ Virtual buffer. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

10) RXFQ0\_VB\_WR- Set when host issues AHB write access to RXFQ0 VB. Host has permission to only read from RXFQ0 Virtual buffer. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

11) RXFQ1\_VB\_WR- Set when host issues AHB write access to RXFQ1 VB. Host has permission to only read from RXFQ1 Virtual buffer. This condition triggers the pulse interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ.

12) CTB\_VB\_TX\_RD- Not Applicable for FMM.

13) CTB\_VB\_RX\_WR- Not Applicable for FMM.

VBM resets the corresponding FSM when an illegal access mentioned above occurs and continue to expect start address. Each of the flag mentioned above is reset with a read access to MH\_STS1 register.

Refer section 1.5.6.9 for details on all interrupts generated by MH.

### 1.5.6.6 TX Message Handler

TX Handler module handles all the functionalities related to the transmission of a message to the PRT and the response back from PRT at PRT\_TX\_MSG interface. The messages stored in TXFQ and TXPQ are first scanned to identify the highest priority message and this message is sent out to PRT for transmission on the CAN bus. This process is called TX-SCAN. Once the arbitration is won on the bus, TX Handler fetches the remaining payload from the selected queue and sends to the PRT. The response or feedback related to the transmitted message is stored back into TX Event FIFO queues by TX Handler.




Figure 12. TXH Block Diagram

#### 1.5.6.6.1 TX-SCAN

TX scan is the process of identifying the highest priority message to be transmitted from the enqueued messages in LMEM. While the Elements of the Tx FIFO Queue are to be transmitted in the order they were enqueued, the head Element of that FIFO (TXFQ\_RPTR) is treated like an element of the priority queue when the TX handler evaluates the transmit sequence, based on their relative priorities. For this internal arbitration, the priority should be the same as for the arbitration between CAN frames on the CAN bus, meaning that the frame with the lowest ID has the highest priority.

The elements considered for scan are the entire TXPQ contents and the head element from TXFQ. The element just after the head element in TXFQ is also considered for scanning under some specific scenarios which is explained later. TX Scan logic consists of two parallel processes. One process, TX\_SCAN fetches the headers from the LMEM queues and prepares a Transient Buffer containing an intermediate scan result. The next process TX\_BUFFER\_MANAGER compares the transient buffer results with Prepared Candidate buffer which holds the second highest priority result and Winning Candidate Buffer which holds the highest priority message. The winning candidate buffer consists of the address and header of the message to be transmitted. The TX queue message handling logic takes this address and issues LMEM read transactions to continue with the fetching of the message and issue to PRT.

The table below shows how the 32bit priority value is calculated for CAN Classic, CAN FD and CAN XL. The fields XLF, FDF, XTD, RTR, SRR and ID (defined in CAN protocol [1] and [2]) are used to determine the priority value of a given TX message. The priority value is computed for every TX message and then compared with each other to identify the highest priority message (the lowest value gives the highest priority message to transmit).

Table 61. TX-SCAN Prioritization

CAN Protocol	Protocol Selection			Priority Value						
	XLF (T0[30])	FDF (T0[31])	XTD (T0[29])	31 down to 21	20	19	18	17	16 down to 1	0
Classical CAN	0	0	0	T0[28:18] (Base ID[10:0])	0 (RTR)	0 (XTD)	0 (FDF)	0	16'b0	0
Classical CAN (extended ID)	0	0	1	T0[28:18] (Base ID[10:0])	1 (SRR)	1 (XTD)	T0[17:0] (Identifier Extension[17:0])		0 (RTR)	
CAN FD	0	1	0	T0[28:18] (Base ID[10:0])	0 (RRS)	0 (XTD)	1 (FDF)	0	16'b0	0
CAN FD (extended ID)	0	1	1	T0[28:18] (Base ID[10:0])	1 (SRR)	1 (XTD)	T0[17:0] (Identifier Extension[17:0])		0 (RRS)	
CAN XL	1	X	X	T0[28:18] (Priority ID[10:0])	T0[17] (RRS)	0 (XTD)	1 (FDF)	1 (XLF)	16'b0	0

The selection of the TX message is done in the following order, TX Priority Queue slots from 0 to 31, followed by the head element (the element enqueued first) of TX FIFO Queue. If there are no messages in TXPQ (i.e. **TXPQ\_STS1.FILL\_LEVEL**=0), the elements enqueued into TXFQ are transmitted in the order of storage. The first message enqueued is selected by the scan algorithm followed by the second message.

#### Priority Calculation for messages in TXPQ with same Priority Value

This section explains how XS\_CAN IP handles the message selection in case of messages with the same priority value in TXPQ. For calculating the Priority value, the header T0 of the TXFQ head element is fetched. In case of TXPQ, the configuration bit **TXPQ\_CFG.TX\_MSG\_SEQ\_ENABLE** decides whether to fetch T0 and T1 both. If this bit is set, then T1 is also fetched to use the Message Marker[5:0] bits to define the transmission order in case of same priority value for TXPQ messages.

#### TXPQ\_CFG.TX\_MSG\_SEQ\_ENABLE is disabled

In case **TXPQ\_CFG.TX\_MSG\_SEQ\_ENABLE** is disabled, the XS\_CAN selects the TX messages with same priority value in the order of the TX scan. This means a TX messages with a lower TXPQ slot number is transmitted first, followed by the TXFQ head element as last. Since the VBM of the XS\_CAN assigns the slot numbers dynamically during enqueue process, the transmit order for TX messages with same priority value will be practically random on the CAN bus.

#### TXPQ\_CFG.TX\_MSG\_SEQ\_ENABLE is enabled

In case **TXPQ\_CFG.TX\_MSG\_SEQ\_ENABLE** is enabled, the order of TX message transmission with the same priority value can be controlled via Message Marker[5:0] value. This means transmission order does not depend on the slot number anymore.

The lower 6bits of Message Marker, Message Marker[5:0], in header T1 are considered for determining the transmission sequence if more than one message in TXPQ share the same priority value. Message Marker[5:0] are called Seq\_ID and defines the sequence of the messages. Seq\_ID is an integer number in the range of 0 to 63. M=22 is the maximum number of elements in the TXPQ with the same priority value. If **TXPQ\_CFG.SLOT\_NUM** ≤ M, the algorithm is always functional. If **TXPQ\_CFG.SLOT\_NUM** > M then the user must assure, that never more than M TXPQ slots have the same

priority value. If more than M TX messages with same priority value are enqueued simultaneously, the order of transmission of these TX messages is not guaranteed to be according to the Seq\_ID.

If a TXFQ element has the same priority value as a TXPQ element, then the TXPQ element is transmitted first, independent of the Seq\_ID.

The Seq\_ID values of the TX messages with same priority value must be numbered sequentially (+1) increasing. After Seq\_ID 63 the Seq\_ID 0 follows. If there is no return to zero in the Seq\_ID values in the TXPQ, the messages are transmitted relative to each other in the order of their Slot\_ID values, starting with the lowest Seq\_ID value. Their internal priority is not determined by their positions in the TXPQ, but by their Seq\_ID value. However, if there is a return to zero in the Seq\_ID values the underlying algorithm has to detect this and send the messages with larger Seq\_ID first. To detect this wrap-around case, the Seq\_ID values are divided into three groups, the upper group C of X to the maximum value of Seq\_ID, the lower group A from zero to Y, and the group B with the remaining Seq\_ID elements.

In case of the wrap-around all Seq\_ID are in either group A or C. The messages with Seq\_ID in the upper group C are transmitted first, then the lower group A elements are transmitted. Host must ensure that the TXPQ messages with the same priority value are enqueued with sequentially (+1) increasing sequence numbers Seq\_ID. If the message first enqueued to TXPQ has Seq\_ID=N, then message enqueued next must have the Seq\_ID=N+1 and so on. After Seq\_ID=63 the Seq\_ID=0 follows. Apart from the possible return to zero case, the messages with the same priority value are transmitted in the relative order of their Seq\_ID.

Algorithm description to determine the sequence of messages with same priority value

To be able to recognize, a return to zero in the Seq\_ID values, the value range of Seq\_ID is divided into three ranges. The lower range\_A (starting with 0) and the upper range (ending with maximum of Seq\_ID) contain each (M-1) Seq\_ID values. The middle range\_B must contain at least (M-1) values and contains in the XS\_CAN M values. In total all three ranges A, B, and C together contain 64 values:  $(M-1)+M+(M-1)= 3 \times 22 - 2 = 64$ . Because there are significantly more Seq\_ID values than elements in the TXPQ and because all Seq\_ID values for a specific priority value (mainly defined by the CAN identifier) are sequential (+1), this ensures that at any time the Seq\_ID values of a specific priority value in the TXPQ can never be spread over all three ranges A, B, and C, but only over two ranges. If the numerical values of a sequence of Seq\_ID values in the TXPQ are in range\_A and range\_C, this sequence contains a return to zero, and can be detected by the TX scan algorithm. In the latter case, the messages with the Seq\_ID values in range\_C are sent before range\_A to maintain the sequential order.

If Seq\_ID < 21, it is in range\_A.

If Seq\_ID > 42, it is in range\_C

If Seq\_ID is  $\geq 21$  and  $\leq 42$ , its in range\_B.

The Tx-Scan algorithm needs some registers and signals, given below:

TXFQ\_STS.FILL\_LEVEL      TX FIFO Queue fill level  
TXFQ\_RPTR              TX FQ Read pointer

TXPQ\_CFG.SLOT\_NUM      TX PQ Number of Slots  
TXPQ\_STS0              TX Priority Queue Status register  
TXPQ\_STS1              TX Priority Queue Status register

There are 4 internal buffers used by the TX Scan processes

- 1) LMEM Candidate Buffer (LCB): Current message details which is being fetched from LMEM for comparison.
- 2) Transient Candidate Buffer (TCB): Intermediate scan result after one round of scan is finished
- 3) Prepared Candidate Buffer (PCB): Second highest priority message details.
- 4) Winning candidate buffer (WCB): Highest priority message details.

LMEM buffer and Transient Buffer are in the TX\_SCAN process. Prepared Candidate Buffer and Winning Candidate Buffer are in TX\_BUFFER\_MANAGER process.

All the buffers are registers of the same type consisting of two words:

- i) First word is the header T0 of the message(32bits).
- ii) Second word consists of the 16bit address of the start of the message along with one bit P\_F to identify if the message is from PQ or FQ and also a valid flag (VALID) bit that shows whether the element is valid and pending for transaction. If the register bit TXPQ\_CFG.TX\_MSG\_SEQE is set by the host, then for messages read from TXPQ, the lower order 6bits of Message Marker from word T1 are also stored.

The below table shows the format of the contents of the LCB and TCB buffer.

Table 62. LCB and TCB Buffer

T0 word (32 bits)				
6 bits Message Marker if TX_PQ_CFG.TX_MSG_SEQ_ENABLE = 1 and message is from TXPQ	TX_PQ slot num if P_F = 1	VALID (0 = Not pending for transaction, 1 = pending for transaction)	P_F (0 = TXFQ element, 1 = TXPQ element)	16 bit address corresponding to T0

The below table shows the format of the contents of the WCB and PCB buffer.

Table 63. WCB and PCB Buffer

T0 Word (32 bits)			
TX_PQ slot num if P_F = 1	VALID (0 = Not pending for transaction, 1 = pending for transaction)	P_F (0 = TXFQ element, 1 = TXPQ element)	16 bit address corresponding to T0

A new TX scan process gets triggered based on the conditions given below.

- 1) A new TX message enqueued into TX PQ slot.
- 2) A message dequeued from TXPQ or TXFQ due to any one of the 3 possible reasons: message transmission at PRT, dropping after N retransmissions and drop due to HFI.
- 3) Contents from TCB moved to PCB.
- 4) Contents from PCB moved to WCB
- 5) TXFQ fill level becomes greater than 0 from 0 value.

NB: A new message enqueued to TXFQ while fill level >1 does not trigger a scan.

As soon as the first message is enqueued into TXPQ successfully, scan gets triggered and this message is selected by default for transmission. If PRT is enabled during an ongoing TX Scan process which was triggered due to enqueueing of a message, already selected winning candidate will be sent for transmission even though the last enqueued message is of higher priority.

If the trigger happens while the TX-Scan is already running, a trigger pending flag is set in the TX\_SCAN process. The current TX-Scan completes and is started again to take this new trigger.

A re-transmission counter defines the number of re-transmissions allowed to the same TX message when this one is unsuccessful. For every trial of the same TX message, the re-transmission counter is incremented and compared to a maximum value defined in the **MH\_CFG.MAX\_RETRANS[2:0]**. If the counter exceeds the limit, the current TX message will no longer be considered and is skipped, the next TX message is taken instead. The re-transmission counter is set back to 0 when a new TX message is selected. There is the option to define an unlimited number of trials for TX messages. The maximum number of re-transmissions is defined by the register **MH\_CFG.MAX\_RETRANS[2:0]** and covers the maximum value defined in 11898-1:2024.

Several options are defined:

- 0: No re-transmission
- 1 to 6: 1 to 6 re-transmissions
- 7: Unlimited re-transmissions (default value)

The two processes in the TX scan algorithm are explained below in flow chart:-





Figure 13. TX SCAN Flowchart

The process TX-Scan gets started every time there is a trigger. After this process is completed, the transient Buffer Content becomes Valid. This result is used by the process TX\_Buffer\_manager which runs concurrently with TX-Scan process.

Below is the flowchart showcasing the process of TX\_Buffer\_manager.



**Figure 14. TX\_Buffer\_manager Flowchart**

TX Buffer manager process manages the contents inside Prepared Candidate Buffer (PCB) and Winning Candidate buffer (WCB).

After scan is complete and WCB and PCB are in place, the address of the winning candidate from WCB is taken by TX queue message handler process and the header T1 of the message is read from LMEM. The words T0 and T1 are issued to PRT for arbitration. While a transmit phase is going on, the contents in WCB is locked by TX Handler until one of the conditions mentioned below occur.

- 1) Message successfully transmitted (ACK response from PRT)- In this case, the contents of WCB are replaced by contents of PCB and contents of TCB are moved to PCB if valid. Scan is triggered again to find the content for TCB.
- 2) HFI error from PRT- In this case, the message is dropped from transmission and not considered for the further scan. The contents of WCB are replaced by contents of PCB and scan is triggered again.
- 3) Arbitration lost- In this case, the WCB contents are compared with PCB content again. If PCB priority is greater than WCB priority, the contents of PCB are copied to WCB. Otherwise, the same message is retried again. Retransmission counter is not incremented in this case.
- 4) Restart response from PRT- The WCB is retried for transmission to PRT if it is still the higher priority message and the retransmission counter is incremented. If not, the PCB contents are copied into WCB and the new message is sent for transmission and retransmission counter is reset.
- 5) Message dropped after N retransmissions-- In this case, the message is dropped from transmission and not considered for the further scan. The contents of WCB are replaced by contents of PCB and scan is triggered again.
- 6) Data Underrun Code from PRT- If PRT gives DU code at TX\_MSG\_BUSER\_STATUS, MH stops the current message transmission and contents of WCB are unlocked. WCB is retried for transmission to PRT if it is still the higher priority message and the retransmission counter is incremented. If not, the PCB contents are copied into WCB and the new message is sent for transmission and retransmission counter is reset.

WCB contents are set to invalid by TX queue message handler only on successful transmission or on message drop scenarios. Note that TXFQ messages cannot overtake each other. They must be transmitted in the order of storing. In case if WCB content is the head element of TXFQ and the WCB is locked for transmission, TX Scan considers the second TXFQ element also during scan. If the result of the scan is in such a way that the contents of PCB is also TXFQ element

with higher priority than the WCB contents, then PCB contents are not allowed to be copied into WCB unless the content in WCB becomes invalid, i.e. from a successful transmission or message drop.

For fetching the headers from TXPQ and TXFQ, TX\_SCAN process performs read from LMEM. In case of TXPQ message read the address is calculated from the slot occupied status, the start address of TXPQ and the size of each slot. In case of TXFQ the read address issued for the first time is same as the TXFQ\_LMEM\_SA.ADD and from the next message onwards the address is TXFQ\_RPTR.RPTR\_ADD+4.

The worst-case time to fetch all the headers depend on the total number of PQ slots defined and the setting of the register bit TXPQ\_CFG.TX\_MSG\_SEQE.

The processing time for one TX -Scan run can be defined as:

TX-Scan processing time (us) =  $L_r * (1 + N_{bpqs}(T_0) + N_{bpqs}(T_1)) * (1/CLK \text{ (MHz)})$  where 1 = Number of TX FIFO Queues,  $N_{bpqs}(T_0)$  = T0 fetch from Number of TX Priority Queue slots active,  $N_{bpqs}(T_1)$  = T1 fetch from Number of TX Priority Queue slots active,  $L_r$  = read latency from LMEM defined in number of HOST CLK clock cycles. Considering a maximum of 32 TX Priority Queue slots running at the same time and TX\_MSG\_SEQE=1, this leads to (considering the previous formula): Max TX SCAN duration (us) =  $L_r * 65 * (1/CLK \text{ (MHz)})$ .

As an example, HOST CLK = 160MHz,  $L_r = 10$  cycles leads to a Max delay TX message selection equal to 4.06 us. It is important to note that, in case of a TX message already in transmission, the newer highest priority message will have to wait for the current one to finish. Thus, the overall delay to have this message on the CAN bus may change according to the CAN protocol, the payload data size and bit rate.

#### 1.5.6.6.2 Interfaces

TX Handler module has an LMEM interface to issue LMEM read write instructions. The TX\_MSG interface interacts with PRT module. Other miscellaneous signals include CREG inputs and outputs, VBM inputs and outputs and interrupts.

##### 1) TX\_MSG PRT interface

Once the highest priority message is identified by TX-SCAN process, TX Handler starts the transmission to PRT via TX\_MSG interface. The TX-SCAN output provides the address of the message and the header T0. TX Handler takes the address and reads the header T1 of the message from LMEM. The words T0 and T1 are provided to the TX\_MSG interface of the PRT for arbitration. Based on the responses from PRT, further read access to LMEM is issued. More details on TX\_MSG PRT interface is available in section 1.7 MH-PRT interface.

##### 2) LMEM interface

TX Handler issues read and write requests to LMEM via this interface. Read accesses are done for getting TXFQ and TXPQ messages for transmission and write access is performed for storing elements into TX Event FIFO Queue. The signals at LMEM interface are:

*TXH\_LMEM\_ADDR* - 16 bits LMEM address (Top LMEM interface address width is 18bits. Lower two bits are always 0 for word aligned addressed and hence only 16bits are considered in TX LMEM interface)

*TXH\_LMEM\_WDATA* - 32 bit write data

*TXH\_LMEM\_RDATA* - 32 bit read data

*TXH\_LMEM\_CS* - Chip Select; 1 - active transaction, 0 - inactive

*TXH\_LMEM\_WE* - Write Enable; 0 - read, 1 - write

##### 3) Miscellaneous signals

TX Handler functionality in both FMM is explained in the sections below.

#### 1.5.6.6.3 FMM Description

##### 1) TX-SCAN

TX-SCAN for FMM is explained in the section 1.5.6.6.1.

##### 2) TX Arbiter

TX Arbiter module arbitrates between LMEM access requests from TX-SCAN logic and TX queue and message handler logic. TX SCAN places read requests to LMEM for fetching the headers for TX SCAN process. TX queue and message

handler logic places read and write requests to LMEM based on the state it is in. To access messages from TXFQ and TXPQ, read is issued and for storing the elements into TX Event FIFO Queue, write is issued. TX arbiter checks the incoming requests and performs a dynamic cyclic arbitration process. In the first cycle of arbitration, TX Scan request is checked first and is granted access to LMEM if active. If TX queue and message handler logic request is also active in the same cycle, it will be granted access once the TX scan request is completed.

In the next arbitration cycle, if both requests are active, then TX queue and message handler logic request gets priority and is served first. Upon completion of this request, TX Scan request will be served. This mechanism is like the LMEM controller arbitration logic. Once a request is selected by the arbiter, the corresponding memory signals are placed at the LMEM interface till ready from LMEM is high. The ready signal from LMEM is treated as the grant signal to the requesting modules. Ready is passed to the requesting module to indicate that the requested transfer is complete. There are no internal buffers in the arbiter. The requesting modules must hold the request till it is granted.

### 3) Data Flow

MH and PRT must be enabled for TX handler to start functioning. There should be at least one successfully enqueued message to be transmitted in TXFQ or TXPQ for TX SCAN to start and to proceed with transmission at PRT. In case of TXPQ, this is known from the `TXPQ_STS0.SLOT_OCC` and for TXFQ, this is known from the `TXFQ_STS.FILL_LEVEL`. The words of a TX message are represented as T0, T1...upto Tn where Tn is the last word.

a) TX Handler starts with TX scan process if there are enqueued messages in TXFQ and /or TXPQ. Based on the fill level value in the register **TXFQ\_STS.FILL\_LEVEL**, TX handler identifies if there is a message pending for transmission in TXFQ. In case of TXPQ, the slot occupied register **TXPQ\_STS0.SLOT\_OCC** is used for identifying the number of messages in TXPQ. If TXPQ does not have any message, automatically the first element enqueued into TXFQ gets the priority and is identified as the winning candidate. If there are messages in TXPQ, then scan is done to identify the highest priority message. After the scan is finished, the highest priority message is identified and the contents of WCB are given along with valid signal to TX queue and message handler logic.

b) Once valid is received from TX SCAN logic, TX queue and message handling logic reads and the contents of WCB to identify the address from where message should be fetched. Also the lock signal is set high to TX scan logic to indicate that the WCB message is under transmission and should not be modified by the scan. T0 of the message is already fetched and available as part of WCB contents. T1 is fetched from either TXFQ or TXPQ based on the address and stored into a local buffer. This is needed for forming the TEQE element to be stored into TX event fifo queue. From the DLC in T1, the number of words of payload to be fetched and transmitted is calculated.

First T0 is given to TX\_MSG.WDC channel and PRT gives the response R0 back on TX\_MSG.WRC channel.

T1 can be placed immediately after T0 is accepted by PRT (**TX\_MSG\_WDC.TX\_MSGWREADY=1**). And T2 fetch can be initiated by the handler. No need to wait for the response R0 to come in this case. One outstanding transaction is supported at PRT interface.

After T1 is placed, TX handler waits for the response R1 from PRT. Depending on the response from PRT, the next action is taken.

If R1=Ok, that means arbitration is won and the message can be continued.

c) After T1 is fetched, T2 fetch is parallelly initiated by the TX queue and message handling logic without waiting for the response from PRT. If it's a CAN XL message, T2 is also buffered locally for forming TEQE element later. T2 is issued to PRT and the transfer is complete when PRT is ready to accept it. This is repeated for the remaining words of the message till the last word is fetched and transmitted.

d) PRT issues timestamp values after the completion of payload and this is stored into TEQE element.

Note that TEQE for a message will be created only if EFC bit in the TX message header is set. If this bit is not set, TEQE is not formed and stored into TX Event FIFO queue. Refer section 1.5.6.3 for TEQE format.

According to the response from PRT, several actions are taken:

- ▶ **RESTART:** The current TX message will be resent according to the setting defined into the **MH\_CFG.MAX\_RETRANS[2:0]** bit field. The assigned TX FIFO Queue message or TX Priority Queue slot is aborted from an MH point of view, but the PRT will complete its current frame for resynchronization. The current TX message will still be considered for the next TX-Scan. In case it has not the highest priority it will be replaced.
- ▶ **HFI (Header Format Invalid):** The assigned TX FIFO Queue message is skipped, or the TX Priority Queue slot is set as inactive. The TX message won't be considered in the following TX-SCAN run.

- ▶ USOS (Unexpected Start Of Sequence): The MH and PRT are no more synchronized. The MH is stopped and the interrupt `DP_SEQ_ERR` is triggered to the system to notify the issue.
- ▶ DU (Data Underrun): The assigned TX FIFO Queue message or Priority Queue slot is discarded from an MH point of view, but the PRT will complete the transfer with a CRC error, to invalidate the current CAN frame. Despite the current TX message is discarded by the MH, it will still be considered in the following TX-SCAN runs and so can be resent according to the setting defined into the `MH_CFG.MAX_RETRANS[2:0]` bit field. In case it has not the highest priority it will be replaced.

Note: For CAN XL messages, T2 byte need to be reshuffled before being provided to the TX\_MSG interface. Only the T2 word is managed this way and is provide to the TX\_MSG data bus as defined below:

T2 [7:0] => TX\_MSG\_DATA [31:24]

T2 [15:8] => TX\_MSG\_DATA [23:16]

T2 [23:16] => TX\_MSG\_DATA [15:8]

T2 [31:24] => TX\_MSG\_DATA [7:0]

For T0 and T1 words it would be a one-to-one mapping as defined below:

T1 [31:0] => TX\_MSG\_DATA [31:0]

T0 [31:0] => TX\_MSG\_DATA [31:0]

The pulse interrupt `FUNC_TEFQ_ENQ_IRQ` is raised to IRC by TX handler to indicate a successful enqueue.

The following registers are updated by TX handler after the completion of a transmission.

1. If the transfer is done for a TXQE in TXFQ, then `TXFQ_STS.FILL_LEVEL` is decremented by one and `TXFQ_RPTR.RPTR_ADD` is updated with the location of the last word of the transmitted TXQE. If the transmission is not successful, these registers are not updated, and they hold the previous values.
2. if the transfer is done for a TXQE in TXPQ, then the corresponding slot occupied bit in `TXPQ_STS0.SLOT_OCC` register is reset, and the fill level is decremented by one in `TXPQ_STS1.FILL_LEVEL` register. If the transmission is not successful, these registers are not updated, and they hold the previous values.
3. If an element is enqueued successfully into TX event FIFO, the `TEFQ_STS.TEFQ_FULL` is set if the TEFQ is full, `TEFQ_STS.FILL_LEVEL` is incremented by one and `TEFQ_WPTR.WPTR_ADD` is updated with the location corresponding to the last word of the element just enqueued. In case if the transmission is not successful, if EFC bit is enabled in the TX header, then TEQE is created for that message and the status of transmission is marked in word E1 for that message. In case if TEFQ is full while trying to enqueue, the TEQE is dropped and the interrupt `ERR_STS_TEFQ_DROP_IRQ` is triggered to IRC.

### 1.5.6.7 RX Message Handler

RX handler manages the storing of received messages in RXFQ0 and RXFQ1 in FMM.

In FMM, all the received messages are stored into either RXFQ0 or RXFQ1 based on the configuration or result of filtering. Note that the received words are initially stored into both RXFQ0 and RXFQ1 if both fifos are enabled, since the target FIFO is not known until filtering gets finished. Once filtering results are known with the target FIFO, the write pointer corresponding to that FIFO is updated and the other FIFO contents are discarded. Host gets the information about availability of messages in RXFQs via interrupts and read-write pointers. If one RXFQ is disabled and the other is enabled, then the message storage starts for the enabled RXFQ. If the filtering result gives the disabled RXFQ as target FQ, then this message is discarded and `ERR_STS_RXFQx_DROP_IRQ` is triggered.



RX arbiter checks the incoming requests and performs a dynamic cyclic arbitration process. In the first cycle of arbitration, RX filtering request is checked first and is granted access to LMEM if active. If RX queue and message handler logic request is also active in the same cycle, it will be granted access once the RX filter request is completed.

In the next arbitration cycle, if both requests are active, then RX queue and message handler logic request gets priority and is served first i.e RXFQ0 write is performed followed by RXFQ1 write. Upon completion of this request, RX filter request will be served. This mechanism is like the LMEM controller arbitration logic. Once a request is selected by the arbiter, the corresponding memory signals are placed at the LMEM interface till ready from LMEM is high. The ready signal from LMEM is treated as the grant signal to the requesting modules. Ready is passed to the requesting module to indicate that the requested transfer is complete. There are no internal buffers in the arbiter. The requesting modules must hold the request till it is granted.

### 3) Data Flow

This section explains the data flow for the reception of a message. The words of the message are named as R0,R1...upto Rn for ease of explanation. In FMM(**MH\_CFG.CTME=0**), the RX handler starts accepting messages from PRT under the following conditions:

1. At least one word space in RXFQ0 or RXFQ1.
2. MH and PRT must be enabled.
3. At least one RXFQ must be enabled in CREG.

If any of the above condition is not true, then RX Handler still accepts the words from PRT, but are not stored. The message gets discarded and both RXFQ0\_drop, RXFQ1\_drop interrupts are raised.

After MH is enabled, RXFQx\_RPTR.ADD and RXFQx\_WPTR.ADD registers are updated with the respective start addresses from RXFQx\_SA. This is done by RX Handler.

The message reception is successfully completed when the last two words of the time stamp (TS0 and TS1) are received at RX\_MSG interface and stored into LMEM.

Refer to chapter 1.7.3 RX\_MSG interface for details on the signals and handshaking.

Data flow in RX handler is explained in the following steps:

1. RX handler waits for start of sequence (sos) code from PRT at *RX\_MSG\_WUSER* signal. The first received word R0 is buffered locally. R0 is sent to RX filtering process to start filtering and stored into the enabled RXFQ. If both RXFQs are enabled, and is not full, then message is stored into both since target FIFO is not known yet. Write pointers for both FIFO queues are maintained locally in RX queue and message handling logic. Both these pointers are incremented every time a word is written into the queues. The write address issued to LMEM controller is calculated from the read pointer corresponding to the RXFQ.i.e **RXFQx\_RPTR.ADD+4**. If there is no space in any of the enabled fifos then the received message is dropped. Corresponding interrupt is also raised i.e. ERR\_STS\_RXFQ0\_DROP\_IRQ or ERR\_STS\_RXFQ1\_DROP\_IRQ or both if filtering results are not known
2. The second received word R1 is stored locally but is not needed for filtering. The total length of the message is calculated from the DLC in R1 by the RX queue and message handling logic. This count is used for issuing the no of write transactions to RXFQs. R1 is stored twice into RXFQs, because the filtering results also need to be updated into the header R1 (FAB, FM etc.).
3. The next word received R2 is also stored locally and can be used by RX filtering process if any of the filter element configuration requires a comparison with R2. Write access is issued to RXFQ0 and RXFQ1 if both are enabled, else to only the enabled RXFQ, for storing R2.
4. The received words are written into the enabled queues till the result of filtering is known. As soon as the filtering results are known, the following actions are taken:
  - a. Stop updating the local write pointer for the non-target FIFO and reset it back to the previous RXFQ write pointer address from CREG.
  - b. Continue updating the local write pointer of the target RXFQ till last word of timestamp is received.
5. If the filtering results are not known before the first word(R0) of the next received message, then the filtering process is treated as aborted without any result. In this case there are two possibilities:

- a. If the **RX\_FILTER\_CFG.AFAB** bit is set by the user, the message gets stored into the default FIFO set in the register **RX\_FILTER\_CFG.DEFAULT\_FIFO**. i.e the write pointer in CREG of the default FIFO is updated. Header R1 is also updated with the FAB=1 status. When R0 of the next message is sent by PRT to MH, RX Handler does not give ready to PRT till header R1 of the aborted message is updated and written into the default FIFO. For short messages, this may result in data overflow condition in PRT if LMEM is being accessed with a burst access. The interrupt **SAFETY\_RX\_FILTER\_ERR\_IRQ** is triggered by the MH.
  - b. If the **RX\_FILTER\_CFG.AFAB** bit is not set by the user, the current message for which filtering was ongoing, gets discarded and write pointers in CREG are not updated. First word R0 of the next message is accepted immediately.
6. When reception and filtering process is completed successfully, the last word received TS1 gets stored into the target RXFQ. The second word R1 header is updated with the results below from the filtering and stored into the target RXFQ. Refer 1.5.6.2 for RX message header details.
- a. The message sequence number (SN) - Indicates the ordering of the message in the queue. SN value is incremented for every new message that gets enqueued and wraps back to 0 after value 15.
  - b. Filter abort status (FAB)- If filtering could not be finished in time for this message, this bit is set in the header R1.
  - c. Filter Match status (FM)- If a filter match has been found, then FM bit is set in the header R1.
  - d. Filter ID number (FIDX)- The ID of the filter element which matched. If FM bit is 0, then the FIDX value is invalid.

If filtering is completed without a match and **RX\_FILTER\_CFG.ANMF=0**, then the current message for which filtering was going on, is dropped. The interrupt **SAFETY\_RX\_ABORT\_IRQ** is triggered by the MH. If filtering is completed without a match and **RX\_FILTER\_CFG.ANMF=1**, the message gets stored into the default fifo set in the register **RX\_FILTER\_CFG.DEFAULT\_FIFO**.

The write pointer of the target RXFQ in CREG (**RXFQx\_WPTR.ADD**) is updated by RX handler. It points to the location of the TS1. The fill level of the target RXFQ is incremented by one and updated into the register **RXFQ\_STS**. Upto 255 messages can be stored in each RXFQ and once fill level becomes 255, no more messages will be stored into that fifo. Messages are not accepted from PRT which results in data overflow in PRT. A pulse interrupt on **RXFQ0\_ENQ** or **RXFQ1\_ENQ** is generated by RX handler to indicate successful enqueue. The received messages are read by the host via VBM AHB interface by issuing the virtual buffer addresses corresponding to the RXFQ. Refer VBM section 1.5.6.5 for details on dequeuing and the registers updated. If the RX FIFOs become empty with read and write pointers not pointing to the start address, then the next received message will be enqueued at the next address i.e. **RXFQx\_WPTR.ADD+4**. But if the RX FIFOs become empty with read and write pointers pointing to the start addresses, then the next received message will be enqueued at the **RXFQx\_WPTR.ADD** itself which is same as the start address.

Note that each message stored in the RXFQs is called an RX Queue element (RXQE). RXQEs are stored back-to-back into an RXFQ and wrapping around is possible in FMM. i.e., if there is not enough space to accommodate a full message from the write pointer location till the RXFQ end address, some part of the message can be stored at the bottom and the remaining from the start of the FIFO if there is space left.

### 1.5.6.7.3 RX Filter

RX filtering is done to filter all incoming messages based on their identifiers. Filters can be configured to accept or reject messages with specific IDs, thereby reducing the number of messages that need to be processed by the software.

One Filter Element consists of a filter element configuration (FEC) and its associated one or two Reference-mask Pairs (REFP). Each reference pair consists of a 32bit reference value and a 32 bit mask value.

The registers used for RX filtering are **RX\_FILTER\_CFG** and **RX\_FILTER\_LMEM.SA**.

#### 1.5.6.7.3.1 Filter Element Configuration

The IP supports up to 127 Filter Element Configurations. Each FEC is 8 bits in size. The register field **RX\_FILTER\_CFG.FE\_NUM** defines the total number of FEC in LMEM. The register field **RX\_FILTER\_CFG.ANMF** indicates whether to accept the non matching messages. The register field **RX\_FILTER\_CFG.AFAB** indicates whether to accept and store messages even if the filtering process is aborted before it gets completed. The register field **RX\_FILTER\_CFG.DEFAULT\_FIFO** indicates the default FIFO to which the messages that are not matching and/or aborted are stored if the bit **RX\_FILTER\_CFG.ANMF** bit and/or **RX\_FILTER\_CFG.AFAB** is set. If **RX\_FILTER\_CFG.FE\_NUM=0**, then messages are accepted into default fifo if **RX\_FILTER\_CFG.ANMF** is set to 1.

FEC consists of the following bits:

- 1) Enable disable bit which tells the MH whether to use that filter element for filtering or not. The XS\_CAN IP supports enabling and disabling of the filter element anytime while the IP is in operation.
- 2) Accept Reject bit to decide whether to accept or reject the frame in case of a match.
- 3) Interrupt enable bit to generate an interrupt in case of a match. Interrupt is triggered once the match happens.
- 4) Target FIFO bit to select the FIFO for storage. Target fifo set in FEC must be enabled. Disabled RX FIFO should not be configured as target FIFO.
- 5) ALERT bit to tag the message as security relevant message. If this bit is set and there is a match, an output signal RX\_MSG\_ALERT is generated and is reset once the message is enqueued successfully. In case if the message is rejected on match and not enqueued, RX\_MSG\_ALERT is still raised for one host clock cycle.
- 6) Number of comparison bit to decide whether to perform 1 or 2 comparisons
- 7) Word Index (2 bits) to indicate which word to be compared with the reference value-mask.

The table below shows the FEC bits order and their description.

**Table 64. Filter Element Configuration** (page 1 of 2)

Bit Position	Name	Description
0	EN	If this bit is set, comparison is performed for this filter element. If this bit is not set, the filter element is skipped and the next FEC is fetched.
1	FIFO	This bit indicates the RXFQ to which the message must be stored.. 0 - RXFQ0. 1 - RXFQ1
2	IRQ	0 - Interrupt is not generated on match. 1 - Interrupt is generated on match
3	ALERT	This is a tag bit to identify security incident messages. This bit is also copied into the RX message header when the message is stored into the respective RXFQ.. 0 - RX_MSG_ALERT output is not generated on match. 1 - RX_MSG_ALERT output is generated on match
4	AR	This bit indicates whether the message shall be accepted or rejected on match. 0 - Accept if message matches. 1 - Reject if message matches

Table 64. Filter Element Configuration (page 2 of 2)

Bit Position	Name	Description
5	NC	This bit indicates the number of comparisons to be performed on the received message.. 0 - one comparison. 1 - two comparison
6	WIO	Word Index 0 bit indicates which word of the received message has to be considered for the first comparison. 0 - R0. 1 - R2. Note: If received frame is Classical CAN remote frame or Classical CAN or CAN FD frame with no payload, then WIO=1 is an invalid setting. Current filter element will be skipped and next FEC will be fetched even if NC is set to 1 (two comparisons).
7	WI1	Word Index 0 bit indicates which word of the received message has to be considered for the second comparison. 0 - R0. 1 - R2

#### 1.5.6.7.3.2 Reference and Mask Pair

Each filter element is associated with one or two reference pairs (REFP). Each reference pair shall consist of a 32 bit reference value and a 32 bit mask value.

The list of REFPs shall start at a 4 byte aligned address to the Filter Element Configuration (FEC). All the pairs of reference value and mask are appended after the RX filter elements section in LMEM.


There shall be a fixed association between the FEC and their REFP(s).i.e The FECs shall be stored back to back in continuous way in the LMEM starting at the RX Filter SA. The REFPs shall be stored back to back in continuous way in the LMEM starting at the next word address after the last FEC. The first REFP value mask pair is for the first filter element, 2nd REFP value mask pair is for the second filter element, so on and so forth. If there is only one comparison, only one REFP will stored into LMEM and the next location is allocated to the REFP of the next filter element in the order.

Each FEC has one bit (user-configurable) which indicates the number of comparisons wherein bit 0 indicates 1 comparison and bit value 1 indicates 2 comparisons. When FEC is configured for 2 comparisons and the received message is CAN CC or CAN FD with 0 data bytes, 2nd comparison is not done and the filter does not match, the next filter is fetched.

FEC supports 2 bits (word index WIO and WI1) to indicate the RX message word (R0 or R2 (for CAN XL)/ RD0 (for CC CAN and CAN FD) or both) used for comparison.

When bit WIO is 0, it indicates R0 and bit value 1 indicates R2/RD0. Similarly, when bit WI1 is 0, it indicates R0 and bit value 1 indicates R2/RD0. If WIO or WI1 = 1, then the process of Rx filtering is on hold waiting till R2/RD0 is received.

There are two scenarios, in case of one comparison, the filter match occurs when the REFP value matches with either R0 or R2/RD0 of the RX Message after applying the mask. In 2 comparison, word index plays a role in filter matching. When both comparisons match, WIO is not equal to WI1, the filter matches; and when one of the comparisons match, WIO is equal to WI1, the filter matches.



**Figure 16. RX Filter Elements in LMEM having 2 comparisons**




Figure 17. RX Filter Elements in LMEM having both 1 and 2 comparisons

1.5.6.7.3.3 RX Filtering Steps




Figure 18. RX Filtering

Each time an RX message is received, the Rx filtering is triggered and will start the following sequence:

1. Fetch the first filter element from LMEM.
2. If the conditions listed below are met, the RX filter element will be discarded, and the next filter element be fetched (if there is one available). In all other cases, go to next step:
  - a. If number of comparison is 1, then  $WI0 = 1$  - Remote Frame or empty CC/FD Frame
  - b. If number of comparison is 2, then  $WI0$  or  $WI1 = 1$  - Remote Frame or empty CC/FD Frame
  - c. If bit 0 of FEC = '0'
3. The following scenarios can occur after applying the mask and comparing with the reference values:
  - a. When number of comparison is 1 -> If there is a match, the RX filter looks at the AR bit to identify what to do with the RX message. It would then be accepted or rejected, and the RX filter stops. If there is no match, the RX filter keeps going with the next element, if there is one available, otherwise it stops.
  - b. When number of comparison is 2 -> If  $WI0 \neq WI1$ , the match will occur only when both the comparisons are successful, the RX filter looks at the AR bit to identify what to do with the RX message. It would then be accepted or rejected, and the RX filter stops. If there is no match, the RX filter keeps going with the next element, if there is one available, otherwise it stops.
  - c. When number of comparison is 2 -> If  $WI0 = WI1$ , the match will occur when either of the two comparisons is successful, then the RX filter looks at the AR bit to identify what to do with the RX message. It would then be accepted or rejected, and the RX filter stops. If there is no match, the RX filter keeps going with the next element, if there is one available, otherwise it stops.

The formula to be used for comparison is  $result = (Ri \text{ XOR } REFP.value) \text{ AND } REFP.mask$ . ( $Ri$  can be  $R0$  or  $R2/RD0$  based on the FEC). If  $result == 0x0$  this comparison matches. The bit positions with zeros in the reference pair mask are ignored and the bit positions with ones in the mask are considered for comparison.

RX Filtering process is complete if there is an outcome. It can be either a match occurred or no match occurred after going through the entire list. If the filtering process is not completed on time with a result, then its a filtering abort condition. If the filtering is aborted without an end result, then decisions to store the message received or to discard it depends on the configuration in the register `RX_FILTER_CFG`.

If `RX_FILTER_CFG.AFAB` bit is set to 1, the current message in reception is accepted even if there is a filtering abort condition and is stored into the default FIFO configured in `RX_FILTER_CFG.DEFAULT_FIFO`. Else this message is discarded. After storing the message, RX Handler generates the 1 bit output signal `RX_MSG_STORE_SUCC` for 1 `HOST_CLK` cycle.

If `RX_FILTER_CFG.ANMF` bit is set by the host, then the frames that do not match after the filtering is completed, are also accepted. These frames are stored into the default FIFO configured in `RX_FILTER_CFG.DEFAULT_FIFO`. `FM` bit in the RX message header is set to 0 in this case and the `FIDX` bits in the header are 0 and not considered. If `RX_FILTER_CFG.ANMF` bit is not set, the messages that do not find a match are discarded.

#### 1.5.6.7.3.4 RX Message Header Updates

Once filtering is completed, the following bits stored are modified in RX Message Header `R1`:

**Table 65. Modified fields of RX Message Header `R1`**

Bit Name	Bit Position	Description
SN	[15:12]	Sequence Number: order in which the message gets stored into the queue
RX_IRQ	11	IRQ bit copied from the filter element configuration which matched for this message
FAB	10	Filter Abort: when set to 1, the RX filtering process for this message ended before completing without a result
ALERT	9	ALERT: When set to 1, the RX message filtered belongs to a group of messages tagged as ALERT
FM	8	Filter Match: When set to 1 one of the filter elements (defined by <code>FIDX[6:0]</code> ) has detected a match
FIDX	[6:0]	ID of the filter element that matched

1.5.6.7.3.5 RX Filter Processing Time

For the calculation of RX filter element fetching time, the following assumptions are made.

1. LMEM is not busy and responds immediately to the read requests.
2. LMEM controller is not tending to other requests and grants the RX filter element fetch requests without delay.

With the above assumptions, the read latency to fetch one word of FEC is Lrf, the read latency to fetch the Reference Value -Mask pair is Lrvm (defined in number of clk cycles).

One word fetched from LMEM consists of the 4 FECs. So total LMEM accesses to fetch all the FECs is  $Ceil((Nbfe1c+Nbfe2c)/4,1)$  where Nbfe1c=Number of FECs with 1 comparison, Nbfe2c = Number of FECs with 2 comparisons.

RX Filter computation time for doing comparison (us) =  $(Nbfe1c+2*Nbfe2c)*n*CLK\_PERIOD$  where n=no. of clocks for one comparison

RX filter access time is computed as follow:

RX Filter processing time (us) =  $(Ceil((Nbfe1c+Nbfe2c)/4,1)*Lrf+ (Nbfe1c*2)*Lrvm+(Nbfe2c*4)*Lrvm+n) *CLK\_PERIOD$

Overall RX Filtering time (us) = RX Filter computation time + RX Filter processing time

1.5.6.7.4 RXFQ0/RXFQ1 Drop Interrupts

This section explains the conditions that result in dropping of messages and generation of RXFQ0/RXFQ1 drop interrupts.

Table 66. RXFQ0/RXFQ1 Drop Interrupts

Condition	Target FIFO	RXFQ0 Status	RXFQ1 Status	IRQ
Message reception started/ongoing.	Not Known	Disabled	Disabled	err_sts_rxfq0_drop. err_sts_rxfq1_drop
		Disabled	Enabled and Full.	
		Enabled and Full.	Disabled	
		Enabled and Full	Enabled and Full	
	RXFQ1	Disabled	Enabled and Full	err_sts_rxfq1_drop
	RXFQ0	Disabled	Enabled	err_sts_rxfq0_drop
	RXFQ0	Enabled and Full	Disabled	err_sts_rxfq0_drop
	RXFQ1	Enabled	Disabled	err_sts_rxfq1_drop

Note that an RXFQ is considered full if there is no space left for a word to be stored or if the fill level =255, either of the two conditions.

1.5.6.7.5 RX Abort Interrupt

This section explains the conditions that result in dropping of messages and generation of RX Abort interrupt.

Table 67. RX Abort Interrupt

1	Filter Completed without match, ANMF bit=0	safety_rx_abort
2	Filtering not completed on time, AFAB bit=0	
3	PRT sends RX_MSG_WUSER codes "100", "101","111" during reception	
4	MH- PRT Sequence Error during reception	
5	PRT ENABLE going low during message reception	

### 1.5.6.8 Local Memory Controller

LMEM controller handles all the read and write requests to LMEM raised by submodules inside MH.

LMEM read and write requests are placed at LMEM controller as inputs by VBM, TX Handler and RX Handler. Accesses are granted based on a dynamic cyclic arbitration logic inside the controller. Once request is granted, the corresponding address and control signals are placed at LMEM interface as outputs. The ready signal from LMEM is used as acknowledgment to indicate completion of the transfer. The following sections explain in detail the functionality of the controller.

The below given figure is the block diagram for the LMEM Controller.




Figure 19. LMEM Controller Block Diagram

#### 1.5.6.8.1 LMEM Arbiter

The arbiter logic inside LMEM controller arbitrates through all the requests and grants access one by one in a cyclic order in a round robin manner. Signals coming to the arbiter are as follows:

- 1) VBM signals: **VBM\_LMEM\_ADDR, VBM\_LMEM\_WDATA, VBM\_LMEM\_RDATA, VBM\_LMEM\_CS, VBM\_LMEM\_WE, VBM\_LMEM\_READY, VBM\_LMEM\_BURST, VBM\_LMEM\_BURST\_LEN.**
- 2) TX Handler signals: **TXH\_LMEM\_ADDR, TXH\_LMEM\_WDATA, TXH\_LMEM\_RDATA, TXH\_LMEM\_CS, TXH\_LMEM\_WE, TXH\_LMEM\_READY.**
- 3) RX Handler signals: **RXH\_LMEM\_ADDR, RXH\_LMEM\_WDATA, RXH\_LMEM\_RDATA, RXH\_LMEM\_CS, RXH\_LMEM\_WE, RXH\_LMEM\_READY.**

In the first arbitration cycle, the order of checking is RXH request first followed by VBM request and last TXH request. LMEM arbiter checks for RXH request first. If there is a request from RXH, it will be given access first. If RXH request is not active, VBM request will be served if active, else VBM Handler request gets the slot if it is active. If more than one request is active in the first cycle, the one that comes first in the order is served. The other one must wait for their turns in the next cycles. The ready signal to each module is asserted only when access is granted and LMEM ready is high to complete the transfer. Note that when VBM gets the slot and **VBM\_LMEM\_BURST=1**, then the arbiter grants access to

the next request only after the burst transfer is completed. Burst transfer requests are placed only by VBM and not by RXH and TXH.

After the first cycle, arbiter moves to the second cycle and the order of checking is VBM request first followed by TXH request and RXH request.

In the third cycle, order of check is TXH request first, followed by RXH request and VBM request at the last. This kind of mechanism ensures fair arbitration to all requests and makes sure that all requests are served.

#### 1.5.6.8.1.1 Write Operation

After arbitration, the selected address, and the data to be written is placed on the **LMEM\_ADDR** and **LMEM\_WDATA** line respectively. The chip select signal **LMEM\_CS** and **LMEM\_WE** are asserted high. These signals are retained till the **LMEM\_READY** output from LMEM is high. A write operation is completed when ready is asserted by the LMEM indicating it has taken the data and **LMEM\_CS** is pulled low in the next cycle if there is no more transaction. As soon as write signals are placed at the interface, the LMEM timeout counter starts to count down. The timeout setting is explained in section 1.5.6.12. If ready is not received at the LMEM interface before the timeout happens, **SAFETY\_LMEM\_TO\_ERR\_IRQ** single pulse interrupt is raised for one host clk period. Refer Error and Exception Handling chapter for the consequences and MH behavior.

#### 1.5.6.8.1.2 Read Operation

After arbitration, the selected address is placed on the **LMEM\_ADDR** line. The chip select signal **LMEM\_CS** is asserted high and **LMEM\_WE** is pulled low to indicate a read access. The read data at **LMEM\_RDATA** is sampled by MH when **LMEM\_READY** is high. A read operation is completed when ready is asserted by the LMEM indicating it has taken the data and **LMEM\_CS** is deasserted in the next cycle. As soon as read signals are placed at the interface, the LMEM timeout counter starts to count down. The timeout setting is explained in section 1.5.6.12. If ready is not received at the LMEM interface before the timeout happens, **SAFETY\_LMEM\_TO\_ERR\_IRQ** pulse interrupt is raised for one host clk period. Refer Error and Exception Handling chapter for the consequences and MH behavior.

N.B :Note that VBM accesses are excluded from LMEM timeouts.i.e if the write or read access is from LMEM, the timer is not activated. This is because VBM accesses are always done by the host and it is assumed that there is a master time out at the host which tracks the time for this access.

### 1.5.6.8.2 LMEM Error Handling Sideband Signals

It is assumed that the external LMEM implements safety mechanism to protect data. The safety protection implemented in the LMEM could either report error when reading a data (Single Error Detection) or be able to correct it in some cases (Single Error Correction and Double Error Detection for example). To address those two options, two input side band signals **LMEM\_ECC\_UE** (uncorrectable error) and **LMEM\_ECC\_CE** (correctable error), are provided to the IP.

**Error Detection Only:** When a corrupted data is read from the LMEM, a pulse of one HOST clock cycle must be generated on the **LMEM\_ECC\_UE** input signal. This input means that the read data is corrupted but not corrected. LMEM controller generates an interrupt pulse **SAFETY\_LMEM\_UERR\_IRQ** to IRC for one host clk period. The **LMEM\_ECC\_UE** input signal is synchronous to **HOST\_CLK** at the LMEM interface.

**Error Detection and Correction:** When a corrupted data is read from the LMEM but is corrected, a pulse of one HOST clock cycle must be generated on the **LMEM\_ECC\_CE** input signal. LMEM controller generates an interrupt pulse **ERR\_STS\_LMEM\_CERR\_IRQ** for one host clk period to IRC. The **LMEM\_ECC\_CE** input signal must be synchronous to the **HOST\_CLK** at LMEM interface.

It is recommended to provide **LMEM\_ECC\_CE/LMEM\_ECC\_UE** signal with **LMEM\_READY** which is given for that particular read access. However IP still accepts it even if it is asynchronous to **LMEM\_READY**.

### 1.5.6.8.3 LMEMPC Check

The allowed address space of LMEM for one instance of XS\_CAN IP can be provided as static input signals to the IP. **LMEMPC\_START\_ADDR** and **LMEMPC\_END\_ADDR** input signals define this range. If an access to an address outside this range is issued to LMEM, LMEM controller triggers an interrupt pulse **SAFETY\_LMEM\_PROT\_ERR\_IRQ** to IRC.

#### 1.5.6.8.4 LMEM Parity Check

Datapath parity safety mechanism is implemented at LMEM controller interface for both TX and RX direction. Note that this feature is disabled if the input signal **NO\_SAFETY\_NO\_CTM** is set to 1.

##### 1.5.6.8.4.1 Parity Check and Removal of Parity bits:

Any write access to LMEM is done after checking for parity in write data path and parity bits are removed before sending the data to LMEM. This is applicable for TXFQ enqueueing, TXPQ enqueueing, LMEM transparent write access, RXFQ0/1 enqueueing in FMM, TEFQ enqueueing. The parity calculation and insertion for the write data are done at other entry points in the IP (AHB host interface and RX\_MSG MH-PRT interface). In case of parity mismatch, write transaction is not sent to LMEM.

##### 1.5.6.8.4.2 Parity Calculation and Insertion of Parity Bits:

After a read access from LMEM, parity is calculated per byte of the read data and appended to the MSB of read data before transmitting to the requested module. This is applicable for TXFQ dequeuing, TXPQ dequeuing, LMEM transparent read access, RXFQ0/1 dequeuing in FMM, TEFQ dequeuing. The parity check and removal for the read data are done at other exit points in the IP (AHB host interface and RX\_MSG MH-PRT interface).

In case of a parity mismatch in either TX or RX direction, safety interrupt **DP\_PARITY\_ERR** is generated by the LMEM controller. Interrupt is one host clock pulse signal. The source flags are updated into the register **MH\_STS1.TX\_DP\_PARITY\_ERR** and **MH\_STS1.RX\_DP\_PARITY\_ERR**.

#### 1.5.6.8.5 Message Handler LMEM Interface

The signals at MH LMEM interface for memory operation are given below:

**LMEM\_ADDR** (16 bits) - read and write address  
**LMEM\_RDATA** (32 bits) - read data from LMEM  
**LMEM\_WDATA** (32 bits) - write data to LMEM  
**LMEM\_WE** (1 bit) - Write enable; 1 - write, 0 - read  
**LMEM\_CS** (1 bit) - chip select  
**LMEM\_READY** (1 bit) - ready from LMEM  
**LMEM\_BURST** (1 bit) - Burst access or single access  
**LMEM\_BURST\_LEN** (2 bits) - 00- single, 01-INCR4, 10-INCR8, 11-INCR16

#### 1.5.6.9 MH Interrupts

This section explains the interrupts raised by MH to IRC. Note that all interrupts and flags are generated within a latency of 5 host clock cycles of detecting the cause.

##### 1.5.6.9.1 TX Functional Interrupts

- 1) **FUNC\_TXFQ\_ENQ\_IRQ**: This interrupt is raised by VBM when one message is successfully enqueued into TXFQ. This is a pulse interrupt valid for one host clock cycle.
- 2) **FUNC\_TXPQ\_ENQ\_IRQ**: This interrupt is raised by VBM when one message is successfully enqueued into TXPQ. This is a pulse interrupt valid for one host clock cycle.
- 3) **FUNC\_TEFQ\_ENQ\_IRQ**: This interrupt is raised by TX Handler when one element is successfully enqueued into TEFQ. This is a pulse interrupt valid for one host clock cycle.
- 4) **FUNC\_TEFQ\_DEQ\_IRQ**: This interrupt is raised by VBM when one element is successfully dequeued from TEFQ. This is a pulse interrupt valid for one host clock cycle.
- 5) **FUNC\_CTB\_TX\_BC\_REQ\_IRQ**: Not Applicable for FMM.

##### 1.5.6.9.2 RX Functional Interrupts

- 1) **FUNC\_RXFQ0\_ENQ\_IRQ**: This interrupt is raised by RX Handler when one element is successfully enqueued into RXFQ0. This is a pulse interrupt valid for one host clock cycle. In FMM, this is generated when message is enqueued in LMEM.

- 2) *FUNC\_RXFQ1\_ENQ\_IRQ*: This interrupt is raised by RX Handler when one element is successfully enqueued into RXFQ1. This is a pulse interrupt valid for one host clock cycle. In FMM, this is generated when message is enqueued in LMEM.
- 3) *FUNC\_RXFQ0\_DEQ\_IRQ*: This interrupt is raised by VBM when one message is successfully dequeued from RXFQ0. This is a pulse interrupt valid for one host clock cycle and is generated only in FMM.
- 4) *FUNC\_RXFQ1\_DEQ\_IRQ*: This interrupt is raised by VBM when one message is successfully dequeued from RXFQ1. This is a pulse interrupt valid for one host clock cycle and is generated only in FMM.
- 5) *FUNC\_CTB\_RX\_BC\_REQ\_IRQ*: Not Applicable for FMM.
- 6) *FUNC\_MH\_RX\_FILTER\_MATCH\_IRQ*: This interrupt is generated by RX Handler if the IRQ bit in FEC is set and filtering resulted in a match. This is a pulse interrupt valid for one host clock cycle.

### 1.5.6.9.3 Error Interrupts

- 1) *ERR\_STS\_TXFQ\_DEQ\_NO\_TX\_IRQ*: This interrupt is raised by TX Handler if a message gets dequeued from TXFQ in LMEM but is not transmitted at the bus due to some error. This is a pulse interrupt valid for one host clock cycle
- 2) *ERR\_STS\_TXPQ\_DEQ\_NO\_TX\_IRQ*: This interrupt is raised by TX Handler if a message gets dequeued from TXPQ in LMEM but is not transmitted at the bus due to some error. This is a pulse interrupt valid for one host clock cycle
- 3) *ERR\_STS\_TEFQ\_DROP\_IRQ*: This interrupt is raised by TX Handler if an element cannot be stored into TEFQ due to full condition. This is a pulse interrupt valid for one host clock cycle.
- 4) *ERR\_STS\_RXFQ0\_DROP\_IRQ*: This interrupt is raised by TX Handler if a message cannot be stored into RXFQ0 due to full condition. Full condition can also mean that the RXFQ0 configurations are not done properly by the host. This is a pulse interrupt valid for one host clock cycle. In FMM, this is generated when message is enqueued into full RXFQ0 in LMEM.
- 5) *ERR\_STS\_RXFQ1\_DROP\_IRQ*: This interrupt is raised by TX Handler if a message cannot be stored into RXFQ1 due to full condition. Full condition can also mean that the RXFQ1 configurations are not done properly by the host. This is a pulse interrupt valid for one host clock cycle. In FMM, this is generated when message is enqueued into full RXFQ1 in LMEM.
- 6) *ERR\_STS\_MH\_HOST\_ARA\_IRQ*: This interrupt is triggered by VBM to indicate that host is trying to access either a reserved area of a virtual buffer address or a reserved MH register address.
- 7) *ERR\_STS\_LMEM\_CERR\_IRQ*: This interrupt is generated by LMEM Controller module if the input signal *LMEM\_ECC\_CE* is asserted indicating there is a correctable error detected at the LMEM interface. This is a pulse interrupt valid for one host clock cycle.
- 8) *ERR\_STS\_QUEUE\_ACCESS\_VIOLATION\_IRQ*: This interrupt is generated by VBM in case of a wrong access to any of the queues in LMEM. The source flags corresponding to this interrupt are updated into the register *MH\_STS0* bits 30 down to 22. The register *MH\_STS0* is a read on clear register and gets updated one clock after the interrupt is generated in MH. The interrupt *ERR\_STS\_QUEUE\_VIOLATION\_IRQ* is a pulse interrupt valid for one host clock cycle. Note that in case of access to a disabled queue also this interrupt is triggered.
- 9) *ERR\_STS\_VB\_NO\_SA\_IRQ*: This interrupt is generated by VBM when host issues an address within VB address range instead of the start address which is expected. After the trigger address is received at VBM, next expected address is always the start address for any virtual buffer. The source flags corresponding to this interrupt are updated into the register *MH\_STS0* bits 21 down to 16. The register *MH\_STS0* is a read on clear register which gets updated one clock after the interrupt is generated in MH. The interrupt is a pulse interrupt valid for one host clock cycle.
- 10) *ERR\_STS\_PRT\_STOP\_IRQ*: This interrupt is triggered by MH if PRT is stopped and *PRT\_ENABLE* input to MH goes low.

#### 1.5.6.9.4 Safety Interrupts

- 1) *SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ*: This interrupt is triggered by VBM in case of a virtual buffer access violation by host. The source flags corresponding to this interrupt are updated into the register MH\_STS1 bits 23 down to 5. These source flags are cleared on reading the register. This is a pulse interrupt valid for one host clock cycle.
- 2) *SAFETY\_LMEM\_UERR\_IRQ*: This interrupt is triggered by LMEM Controller if the input signal *LMEM\_ECC\_UE* is asserted indicating there is an uncorrectable error detected at the LMEM interface. This is a pulse interrupt valid for one host clock cycle.
- 3) *SAFETY\_LMEM\_TO\_ERR\_IRQ*: This interrupt is triggered by LMEM Controller if there is a timeout at the LMEM interface. This is a pulse interrupt valid for one host clock cycle.
- 4) *SAFETY\_LMEM\_PROT\_ERR\_IRQ*: This interrupt is triggered by LMEM Controller if there is an access to LMEM outside the LMEMPC address range. This is a pulse interrupt valid for one host clock cycle.
- 5) *SAFETY\_RX\_FILTER\_ERR\_IRQ*: This interrupt is triggered by RX Handler if filtering process was aborted before completion. This is a pulse interrupt valid for one host clock cycle.
- 6) *SAFETY\_MISC\_IRQ*: This interrupt is triggered by various submodules for different safety errors detected. The source flags corresponding to this interrupt are updated into the register MH\_STS1 bits 4 down to 0. These source flags are cleared on reading the register. This is a pulse interrupt valid for one host clock cycle.
- 7) *SAFETY\_CTB\_BC\_TO\_IRQ*: Not Applicable for FMM.
- 8) *SAFETY\_CTB\_BC\_ERR\_IRQ*: Not Applicable for FMM.
- 9) *SAFETY\_RX\_ABORT\_IRQ*: This interrupt is generated by RX Handler if a message in reception is aborted due to some issues. This is a pulse interrupt valid for one host clock cycle.
- 10) *SAFETY\_TX\_ABORT\_IRQ*: This interrupt is generated by TX Handler if a message in transmission is aborted due to some issues. This is a pulse interrupt valid for one host clock cycle.

#### 1.5.6.10 PRT ENABLE and MH\_ENABLE Dependency

The PRT module can be started by writing the command 1 to CTRL.STRT. After the PRT is started, the ENABLE output signal to MH goes high. This ENABLE signal from PRT sets the bit MH\_CTRL.MH\_ENABLE. This means that MH is enabled by default if PRT is started. The signal MH\_CTRL.MH\_ENABLE going to high from low is same as soft reset to MH. All logic inside MH gets reset with this. The status registers are also reset in the next clock cycle. The configuration registers written by the host retain their values. But the host must read the configuration registers and ensure the correctness before enabling the MH again. The register configuration bit MH\_CTRL.MH\_ENABLE is not writable by the host if PRT\_ENABLE is set. Only when *PRT\_ENABLE* goes low, the register MH\_CTRL.MH\_ENABLE becomes read-write.

Also note that when PRT is stopped by software and *PRT\_ENABLE* goes low, MH\_CTRL.MH\_ENABLE does not go low by default. MH VBM is still running. If MH is to be disabled, host must do this by writing 0. If host disables MH in the middle of a process which is already started in the IP, chances are that some output signals might be generated and status register updates can also happen. This is normal behavior. The host can enable the MH without starting the PRT by setting the MH\_CTRL.MH\_ENABLE bit. For accessing LMEM, the MH must be enabled. Virtual Buffer accesses are possible only if MH is enabled. Behavior of MH when PRT is stopped immediately is explained Error and Exception handling section.

#### 1.5.6.11 Trace and Debug

##### 1.5.6.11.1 Hardware Debug Port

The 16 bit HDP bus provides some visibility to internal signals to debug the MH. By default, there is not activity on the HDP bus.

To enable the toggling of the HW signal on the HDP bus, set the **DEBUG\_TEST\_CTRL.HDP\_EN** bit to 1 and the selected set to be monitored on the HDP using the **DEBUG\_TEST\_CTRL.HDP\_SEL[2:0]**.

To disable the Hardware Debug Port monitoring, do the previous set with **DEBUG\_TEST\_CTRL.HDP\_EN** bit to 0.

Up to 8 sets can be defined using the **DEBUG\_TEST\_CTRL.HDP\_SEL[2:0]** bit field. When the value is set to n the set n is selected in the HDP bus.

Here below are the description of sets available on the MH HDP bus.

**Table 68. HDP Set 0 and 1**

HDP[15:0]	set 0(Queue Interrupts)	set 1(Queues Access)
15	HOST_CLK	HOST_CLK
14	reserved	reserved
13	CTB_ENQ (Not Applicable for FMM)	reserved
12	CTB_DEQ (Not Applicable for FMM)	reserved
11	reserved	reserved
10	reserved	reserved
9	FUNC_CTB_RX_BC_REQ_IRQ (Not Applicable for FMM)	reserved
8	FUNC_CTB_TX_BC_REQ_IRQ (Not Applicable for FMM)	reserved
7	FUNC_RXFQ1_DEQ_IRQ	reserved
6	FUNC_RXFQ0_DEQ_IRQ	reserved
5	FUNC_RXFQ1_ENQ_IRQ	ERR_STS_RXFQ1_DROP_IRQ
4	FUNC_RXFQ0_ENQ_IRQ	ERR_STS_RXFQ0_DROP_IRQ
3	FUNC_TEFQ_DEQ_IRQ	ERR_STS_TEFQ_DROP_IRQ
2	FUNC_TEFQ_ENQ_IRQ	ERR_STS_TXPQ_DEQ_NO_TX_IRQ
1	FUNC_TXPQ_ENQ_IRQ	ERR_STS_TXFQ_DEQ_NO_TX_IRQ
0	FUNC_TXFQ_ENQ_IRQ	ERR_STS_QUEUE_ACCESS_VIOLATION_IRQ

**Table 69. HDP Set 2 and 3**

HDP[15:0]	set 2(Error IR and flags)	set 3(LMEM IF-MH APB)
15	HOST_CLK	HOST_CLK
14	reserved	MH_ENABLE
13	CTB_VB_NONLIN_ACC (Not Applicable for FMM)	HOST_CLK_AON
12	SAFETY_RX_FILTER_ERR_IRQ	ERR_STS_TX_ABORT_IRQ
11	ERR_STS_PRT_STOP_IRQ	ERR_STS_RX_ABORT_IRQ
10	SAFETY_VB_ACCESS_VIOLATION_IRQ	ERR_STS_LMEM_CERR_IRQ
9	SAFETY_LMEM_PROT_ERR_IRQ	LMEM_ECC_CE
8	SAFETY_LMEM_TO_ERR_IRQ	LMEM_ECC_UE
7	SAFETY_LMEM_UERR_IRQ	LMEM_CS
6	SAFETY_HOST_ARA_IRQ	LMEM_WE
5	SAFETY_CTB_BC_TO_IRQ (Not Applicable for FMM)	LMEM_READY
4	TX_DP_SEQ_ERR	REG_APB_PSLVERR
3	RX_DP_SEQ_ERR	REG_APB_PREADY
2	TX_DP_PARITY_ERR	REG_APB_PWRITE
1	RX_DP_PARITY_ERR	REG_APB_PENABLE
0	TS_PARITY_ERR	REG_APB_PSELX

**Table 70. HDP Set 4 and 5 (page 1 of 2)**

HDP[15:0]	set 4(MH-PRT interface)	set 5(TX-SCAN)
15	HOST_CLK	HOST_CLK
14	TX_MSG_WVALID	WC_FQ_PQ_ADD_8
13	TX_MSG_WUSER[1]	WC_FQ_PQ_ADD_7

Table 70. HDP Set 4 and 5 (page 2 of 2)

HDP[15:0]	set 4(MH-PRT interface)	set 5(TX-SCAN)
12	TX_MSG_WUSER[0]	WC_FQ_PQ_ADD_6
11	TX_MSG_WREADY	WC_FQ_PQ_ADD_5
10	TX_MSG_BVALID	WC_FQ_PQ_ADD_4
9	TX_MSG_BUSER_STATUS[2]	WC_FQ_PQ_ADD_3
8	TX_MSG_BUSER_STATUS[1]	WC_FQ_PQ_ADD_2
7	TX_MSG_BUSER_STATUS[0]	WC_FQ_PQ_ADD_1
6	TX_MSG_BREADY	WC_FQ_PQ_ADD_0
5	RX_MSG_WVALID	WC_PQSN_4
4	RX_MSG_WUSER[2]	WC_PQSN_3
3	RX_MSG_WUSER[1]	WC_PQSN_2
2	RX_MSG_WUSER[0]	WC_PQSN_1
1	RX_MSG_WREADY	WC_PQSN_0
0	PRT_ENABLE	WC_FQ_PQ

Table 71. HDP Set 6 and 7

HDP[15:0]	set 6(VBM AHB)	set 7(DMA req+queues)
15	HOST_CLK	HOST_CLK
14	LMEM_CS	reserved
13	LMEM_WE	CTM_RREQ (Not Applicable for FMM)
12	LMEM_READY	CTM_WREQ (Not Applicable for FMM)
11	VBM_AHB_HRESP_0	CTM_RESP_1 (Not Applicable for FMM)
10	VBM_AHB_HREADYOUT	CTM_RESP_0 (Not Applicable for FMM)
9	VBM_AHB_HSIZE_2	FUNC_TXFQ_ENQ_IRQ
8	VBM_AHB_HSIZE_1	FUNC_TXPQ_ENQ_IRQ
7	VBM_AHB_HSIZE_0	FUNC_RXFQ0_DEQ_IRQ
6	VBM_AHB_HBURST_2	FUNC_RXFQ1_DEQ_IRQ
5	VBM_AHB_HBURST_1	FUNC_TEFQ_DEQ_IRQ
4	VBM_AHB_HBURST_0	TXFQ_WREQ
3	VBM_AHB_HTRANS_1	TXPQ_WREQ
2	VBM_AHB_HTRANS_0	TXEF_RREQ
1	VBM_AHB_HSELX	RXFQ0_RREQ
0	VBM_AHB_HWRITE	RXFQ1_RREQ

### 1.5.6.13 Timeout Settings

One timeout counter is provided in XS\_CAN IP.

LMEM Interface timeout counter for LMEM read write accesses.

A common prescaler is used to set the reference clock for all timeout counters, see MH\_SFTY\_CFG.PRESCALER register. According to the value defined in the MH\_SFTY\_CFG.PRESCALER register, the timeout counter reference clock is either CLK/32, CLK/64, CLK/128 or CLK/256.

In order to set the timeout value, use the following registers:

- Set the value in the MH\_SFTY\_CFG.LMEM\_TIMEOUT\_VAL register for the LMEM interface and enable the counter by setting MH\_SFTY\_CFG.LMEM\_TIMEOUT\_EN.

As the HOST\_CLK and prescaler are common to all timeout counters, once the HOST\_CLK is defined and the prescaler set, only a defined range is possible. The table below provides the possible range for different timeout (according to the CLK clock frequency and clock ratio). Timeout can get triggered anytime between (Timeout\_val-1)\*clock ratio to (Timeout\_val) \* clock ratio, measured in host clock cycles.

Table 72. LMEM Interface Timeout Configuration

HOST CLK	PRESCALER		Timeout Step (us)	LMEM Interface Timeout range (us)	
	Value	CLK Ratio		Max	Min
320/160/80/40 MHz					
				255	0
40	0	32	0.8	204	0
	1	64	1.6	408	0
	2	128	3.2	816	0
	3	256	6.4	1632	0
80	0	32	0.4	102	0
	1	64	0.8	204	0
	2	128	1.6	408	0
	3	256	3.2	816	0
160	0	32	0.2	51	0
	1	64	0.4	102	0
	2	128	0.8	204	0
	3	256	1.6	408	0
320	0	32	0.1	25.5	0
	1	64	0.2	51	0
	2	128	0.4	102	0
	3	256	0.8	204	0

Timeout Calculation examples:

LMEM Timeout value (us)= (1/(HOST\_CLK (MHz)) \* (ratio defined in MH\_SFTY\_CFG.PRESCALER)\*MH\_SFTY\_CFG.LMEM\_TIMEOUT\_VAL.

For example, if HOST\_CLK=80MHz, MH\_SFTY\_CFG.PRESCALER=2, MH\_SFTY\_CFG.LMEM\_TIMEOUT\_VAL=128,

LMEM timeout in us=(1/80)\*128\*128

## 1.5.7 Error and Exception Handling in MH

This section describes the different error scenarios and the actions taken by MH for the same. Note that the behavior of the IP when not configured properly by the host cannot be defined. It is up to the host to define proper values into the CREG to ensure correct working of the IP. Such error cases are not described here.

### 1.5.7.1 Timeout at LMEM interface

This section explains the causes and actions of MH in case of a timeout at LMEM interface.

Cause: TX Handler and RX Handler accesses to LMEM

TX Handler and RX handler can access LMEM for various operations like TX Scan, RX Filtering, TX message dequeue, RX message enqueue, TX Event FIFO Queue enqueue etc. As soon as the request is placed at LMEM interface, counter starts counting down while waiting for the ready from LMEM.

Action: If any of the access by TX Handler and RX Handler causes LMEM timeout, then the module that raised the request continues to wait in that state, waiting for the ready from LMEM. Timeout counter is not reset and round robin arbitration also do not take place in the arbiters inside TX Handler, RX Handler and LMEM controller.

Interrupts and Flags raised:

SAFETY\_LMEM\_TO\_ERR\_IRQ interrupt is raised to inform that a timeout has occurred.

Note that VBM accesses to LMEM do not result in timeout. Only TX Handler and RX handler accesses are considered for timeout calculations.

### 1.5.7.2 Uncorrectable error at LMEM interface

This section explains the causes and actions of MH in case of uncorrectable error at LMEM interface.

Cause 1: External Host read access to LMEM

Host read access to LMEM like read from RXFQ0, RXFQ1, TEFQ or transparent access read, via VBM resulting in setting of uncorrected error input (LMEM\_ECC\_UE =1).

Action: MH generates the output pulse PRT\_STOP\_IMMD\_REQ instructing PRT to stop immediately. MH enable in the register MH\_CTRL.MH\_ENABLE is pulled low by MH. MH will hold its states till MH\_ENABLE is made 1 by Host writing register or indirectly from PRT\_ENABLE going high. If uncorrected error is received during a VBM read access, MH sends HOST\_AHB\_HRESP = ERROR back to the host with default read data 0xCAFECAFE. ERROR response lasts for two host clock cycles. Only transparent accesses are allowed during the time MH\_ENABLE=0.

Cause 2: Internal module read access to LMEM

LMEM read accesses performed by TX Handler or RX handler modules resulting in setting of uncorrected error input (LMEM\_ECC\_UE =1).

Action: MH generates the output pulse PRT\_STOP\_IMMD\_REQ instructing PRT to stop immediately. MH enable in the register MH\_CTRL.MH\_ENABLE is pulled low by MH. MH will hold its states till MH\_ENABLE is made 1 by Host writing register or indirectly from PRT\_ENABLE going high. HOST\_AHB\_HRESP is not applicable in this case since it is an internal access. Only transparent accesses are allowed during the time MH\_ENABLE=0.

Interrupts and Flags Raised:

SAFETY\_LMEM\_UERR\_IRQ interrupt is raised in both the cases to indicate that uncorrectable error at LMEM is received.

### 1.5.7.3 Correctable error at LMEM interface

This section explains the causes and actions of MH in case of correctable error at LMEM interface.

Cause: Read access to LMEM by host and internal modules of MH

Host read access from LMEM via VBM and internal read accesses performed by RX handler and TX Handler resulting in setting of correctable error input (LMEM\_ECC\_CE = 1).

Action: MH proceeds with the read request. Read data from LMEM is provided to the requested module with OK response at HOST\_AHB\_HRESP.

Interrupts and Flags raised:

ERR\_STS\_LMEM\_CERR\_IRQ interrupt is raised to indicate that correctable error at LMEM is received.

#### 1.5.7.4 RX Filtering Error

This section explains the causes and actions of MH in case of RX filtering not finished on time.

Cause: RX filtering process takes longer time to finish

In FMM, before the first word of next message is received at RX\_MSG interface, RX filtering should be completed and results known. If this is not available, then RX filtering is not completed on time in FMM.

Action: MH action depends on the configuration bit RX\_FILTER\_CFG.AFAB.

FMM:

- a) If this bit is set by the host, the received message is stored into the default fifo set in the RX\_FILTER\_CFG.DEFAULT\_FIFO. RX message header R1 is updated with AFAB=1.
- b) If this bit is not set by the host, current message is dropped and SAFETY\_RX\_ABORT\_IRQ is set. Note that PRT message reception is not aborted. The RX\_MSG interface still accepts the words from PRT but is not stored into LMEM in this case.

Interrupts and Flags raised:

SAFETY\_RX\_FILTER\_ERR\_IRQ is raised in all cases of RX filter error irrespective of whether the message is stored or not.

#### 1.5.7.5 TX and RX Datapath Parity Error

This section explains the causes and actions of MH in case of data path parity error in TX and RX.

Cause: Parity mismatch in TX and RX Datapath.

There are three places where parity is checked in MH: VBM AHB interface before sending data to host, LMEM interface before writing data to LMEM, TX\_MSG interface before sending to PRT for transmission. Refer Safety Mechanisms chapter in MH for more details.

Action: Anytime when there is parity mismatch in case of TX and RX data path, MH generates the output pulse PRT\_STOP\_IMMD\_REQ instructing PRT to stop immediately. MH enable in the register MH\_CTRL.MH\_ENABLE is pulled low by MH. MH will hold its states till MH\_ENABLE is made 1 by host or indirectly from PRT\_ENABLE going high. If data path parity mismatch happens during host write to LMEM via VBM (including LMEM Transparent access), HOST\_AHB\_HRESP=OK is given but the write to LMEM is discarded. If data path parity mismatch happens during host read from LMEM via VBM (including LMEM Transparent access), HOST\_AHB\_HRESP=ERROR is given with default read data 0xCAFECAFE. ERROR response lasts for two host clock cycles. Only transparent accesses are allowed during the time when MH\_ENABLE=0.

If parity mismatch happens in the write path to LMEM by RX Handler, write transaction for the corrupted data is not issued at LMEM. If parity mismatch happens in the write path to PRT by TX Handler, write transaction for the corrupted data is not issued at TX\_MSG interface.

Interrupts and Flags raised:

SAFETY\_MISC\_IRQ is triggered in case of a parity mismatch error. In case of parity mismatch in TX direction, the flag MH\_STS1.TX\_DP\_PARITY\_ERR is set and in case of RX direction parity mismatch, the flag MH\_STS1.RX\_DP\_PARITY\_ERR is set. In case of data path parity error during LMEM transparent access, MH\_STS1.TX\_DP\_PARITY\_ERR is set for write to LMEM and MH\_STS1.RX\_DP\_PARITY\_ERR is set for read from LMEM. The flags are reset only if MH is reset. Read access to MH\_STS1 register will not clear data path parity error flags. Refer Chapter 1.6 PRT for interrupts and flags raised by PRT when stopped immediately.

### 1.5.7.6 Timestamp Parity Error

This section explains the causes and actions of MH in case of timestamp parity error in TX and RX.

**Cause:** Time stamp parity calculation is done in PRT module and in case of a parity mismatch, pulse on input TS\_PARITY\_ERR is set by PRT to MH. This is applicable in both TX and RX directions.

**Action:** In case of a timestamp parity mismatch in TX direction, bit 28 TS\_PARITY\_ERR, in word E1 of TX Event Fifo Queue element for that TX message is set to 1 while storing. In case of RX direction timestamp parity mismatch, the received message is dropped.

**Interrupts and Flags raised:**

SAFETY\_MISC\_IRQ is triggered in case of a timestamp parity mismatch for both TX and RX. The flag MH\_STS1.TS\_PARITY\_ERR is also set in both TX and RX direction. The flag is reset only if PRT is restarted. Read access to MH\_STS1 register will not clear TS parity error flag.

### 1.5.7.7 MH-PRT Sequence error

This section explains the causes and actions of MH in case of sequence error between MH and PRT.

**Cause:** Sequence error occur when there is unexpected error at TX\_MSG and RX\_MSG interfaces at MH which results in synchronization issues with PRT.

**RX\_MSG Interface :** Sequence error is triggered in RX\_MSG interface under following conditions:

- i) When RX\_MSG is waiting for SoS and any other code is received at RX\_MSG\_WUSER signal.
- ii) When RX\_MSG is waiting for word R1 and the RX\_MSG\_WUSER sends SOS, TS1 or TS2.
- iii) When RX\_MSG is waiting for word R2 and the RX\_MSG\_WUSER sends SOS, TS1 or TS2.
- iv) When RX\_MSG is waiting for TS1, RX\_MSG\_WUSER sends SOS, OK or TS2.
- v) When RX\_MSG is waiting for TS2, RX\_MSG\_WUSER sends SOS, OK or TS1.

**TX\_MSG Interface :** Sequence error is triggered in TX\_MSG interface under following conditions:

- i) When TX\_MSG is waiting for R0 and PRT sends code word other than OK or Wait4SOS.
- ii) When TX\_MSG is waiting for R1 and PRT sends code word other than OK,HFI,ARBLOST,RESTART or ACK
- iii) When TX\_MSG is waiting for Rn (n>1) and PRT sends code word other than OK,RESTART,DU or ACK

**Action:** MH generates the output pulse PRT\_STOP\_IMMDD\_REQ instructing PRT to stop immediately. MH enable in the register MH\_CTRL.MH\_ENABLE is pulled low by MH. MH will hold its states till MH\_ENABLE is made 1 by host or indirectly from PRT\_ENABLE going high. Only transparent accesses are allowed during the time MH\_ENABLE=0

**Interrupts and Flags raised:**

SAFETY\_MISC\_IRQ is triggered in case of sequence error. The flags MH\_STS1.TX\_DP\_SEQ\_ERR is set in case of error at TX\_MSG interface and MH\_STS1.RX\_DP\_SEQ\_ERR is set in case of error at RX\_MSG interface.

### 1.5.7.8 Start address not received for Virtual Buffers

This section explains the cause and actions of MH in case if start address for virtual buffer is not received when expected.

**Cause:** For starting enqueue and dequeue of a message when the requests are active, host has to issue the start address of the corresponding virtual buffer. If host sends any other random address within the VB address range other than the start address of VB when the IP is expecting a start address, this error scenario occurs. This is also applicable for AHB burst transfers crossing the trigger address and extending to acceptable address range of the virtual buffer.

**Action:** Write operation to a random address other than start address is ignored with OK response and read operation from a random address other than start address is responded with default data 0xCAFECAFE and OK response.

**Interrupts and Flags raised:**

The interrupt ERR\_STS\_VB\_NO\_SA\_IRQ is raised. The flags set are TXFQ\_VB\_NO\_SA, TXPQ\_VB\_NO\_SA, TEFQ\_VB\_NO\_SA, RXFQ0\_VB\_NO\_SA, RXFQ1\_VB\_NO\_SA, in MH\_STS0

register based on the VB accessed. Note that this interrupt is raised only if the enqueue and dequeue requests from VBM are active, i.e there are valid contents to be enqueued and dequeued.

### 1.5.7.9 Virtual Buffer access violations

This section explains the cause and actions of MH in case if virtual buffer accesses are violated..

Cause 1: Read to write only buffers are write to read only buffers.

TXFQ and TXPQ are write only queues and any read access to the virtual buffers of TXFQ and TXPQ results in VB access violation. Similarly, RXFQ0, RXFQ1 and TEFQ are read only queues and any write access to these queues results in VB access violation.

Action: Write operation to a read only queue is ignored with OK response and read operation to a write only queue is responded with default data 0xCAFECAFE and OK response.

Interrupts and Flags raised:

The interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ is raised. The flags corresponding to the queue accessed is also set in MH\_STS1 register.

Read from TXFQ -> MH\_STS1.TXFQ\_VB\_RD

Read from TXPQ -> MH\_STS1.TXPQ\_VB\_RD

Write to TEFQ ->MH\_STS1.TEFQ\_VB\_WR

Write to RXFQ0 -> MH\_STS1.RXFQ0\_VB\_WR

Write to RXFQ1 -> MH\_STS1.RXFQ1\_VB\_WR

Note that these flags are raised irrespective of whether the queues are enabled or not.

Cause 2: Non linear access to Virtual Buffers after start address is issued

Host must issue virtual buffer addresses in linear sequential order. If the host issues any other random address after issuing the start address, within VB address range, then this is a case of VB access violation.

Action: Write operation is ignored with OK response and enqueue is canceled and read operation is responded with default data 0xCAFECAFE and OK response. Message dequeue is canceled.

Interrupts and Flags raised:

The interrupt SAFETY\_VB\_ACCESS\_VIOLATION\_IRQ is raised. The flags corresponding to the direction is also set in MH\_STS1 register, TXFQ\_VB\_NONLIN\_ACC, TXPQ\_VB\_NONLIN\_ACC, TEFQ\_VB\_NONLIN\_ACC, RXFQ0\_VB\_NONLIN\_ACC, RXFQ1\_VB\_NONLIN\_ACC.

### 1.5.7.10 Queue Access Violations

This section explains the causes and actions of MH in case of queue access violations.

Cause 1: Enqueue element too big for TXFQ and TXPQ.

In FMM, if the message getting enqueued has a size greater than the value configured in TXFQ\_CFG.MAX\_ELEM\_SIZE register in case of TXFQ and TXPQ\_CFG.SLOT\_SIZE in case of TXPQ, then this error scenario occurs.

Action: The message enqueue is aborted with HOST\_AHB\_HRESP= OK response. The state in VBM goes back to waiting for start address.

Interrupts and Flags raised:

The interrupt ERR\_STS\_QUEUE\_ACCESS\_VIOLATION is raised for both TXFQ and TXPQ. The corresponding flags set are MH\_STS0.TXFQ\_ELEM\_TOO\_BIG in case of TXFQ and MH\_STS0.TXPQ\_ELEM\_TOO\_BIG in case of TXPQ.

Cause 2: Write to full FIFO and read from empty FIFO. (No requests from VBM)

If the host tries to write to a full TXFQ or TXPQ or read from empty RXFQs and TEFQ, then this scenario occurs. There are no requests from VBM for enqueue and dequeue.

Action: Writes are ignored with HOST\_AHB\_HRESP=OK response and reads are responded with default read data 0xCAFECAFE and HOST\_AHB\_HRESP=OK.

Interrupts and flags raised:

The interrupt ERR\_STS\_QUEUE\_ACCESS\_VIOLATION\_IRQ is raised . The corresponding flags are set according to the queue which is accessed. Note that these flags are raised only if host issues start address of virtual buffers.

TXFQ-> MH\_STS0.TXFQ\_FULL\_WR  
 TXPQ-> MH\_STS0.TXPQ\_FULL\_WR  
 RXFQ0-> MH\_STS0.RXFQ0\_EMPTY\_RD  
 RXFQ1-> MH\_STS0.RXFQ1\_EMPTY\_RD  
 TEFQ-> MH\_STS0.TEFQ\_EMPTY\_RD

If host issues any other address in the virtual address range other than the start address, then only interrupt ERR\_STS\_QUEUE\_ACCESS\_VIOLATION\_IRQ is raised, MH\_STS0 flags are not set.

Cause 4: Read write to queues that are disabled by user or mode

Host must not perform any access to queues that are disabled. Host must enable the fifo queues by setting the bits TXFQE, TXPQE, TEFQE, RXFQ0E, RXFQ1E, CTME in MH\_CFG. If this is violated then queue access violation occurs.

Action: Writes are ignored with HOST\_AHB\_HRESP=OK response and reads are responded with default read data 0xCAFECAFE and HOST\_AHB\_HRESP=OK.

Interrupts and Flags raised:

The interrupt ERR\_STS\_QUEUE\_ACCESS\_VIOLATION is raised

Cause 5: Access to MH when MH disabled

Host must access virtual buffers only when MH is enabled. Only transparent accesses are allowed when MH\_ENABLE=0. If the host accesses any VB address when MH\_ENABLE=0, then this also results in Queue access violation.

Action: Write operation to VB is ignored with OK response and read operation from VB is responded with default data 0xCAFECAFE and OK response.

Interrupts and Flags raised:

The interrupt ERR\_STS\_QUEUE\_ACCESS\_VIOLATION is raised. No flags raised.

#### 1.5.7.11 Host accesses to reserved CREG address (Address range 0x00000- 0x 00FFC)

This section explains the cause and actions of MH in case if host accesses reserved register addresses.

Cause: Host must not access any reserved addresses in the register memory area. Any access to a reserved address results in error scenario.

Action: Write transaction is ignored with ERROR response and read operation from a reserved address is responded with default data 0xCAFECAFE and ERROR response.

Interrupts and Flags raised:

The interrupt ERR\_STS\_MH\_HOST\_ARA\_IRQ is raised.

#### 1.5.7.12 Message Dequeued from TXFQ/TXPQ but not transmitted

This section explains the cause and actions of MH when a message needs to be removed from the queue without successfully transmission on the bus

Cause: If there is HFI (Header format Invalid) response from PRT at TX\_MSG or the maximum retransmission limit is reached for a message, the message must be dequeued or removed from the queue and should not be considered for transmission again.

Action: Message is dequeued from the corresponding queue (TXFQ or TXPQ). TEQE is generated if requested by the message, with transmit status field updated according to the reason for dequeue. Refer TX Event FIFO Queue section for details.

Interrupts and Flags raised:

The interrupt corresponding to the queue from which the message is dequeued is raised. For TXFQ, ERR\_STS\_TXFQ\_DEQ\_NO\_TX\_IRQ is raised and for TXPQ, ERR\_STS\_TXPQ\_DEQ\_NO\_TX is raised.

### 1.5.7.13 Immediate STOP of PRT resulting in PRT\_ENABLE going low

This section explains the cause and actions of MH when PRT\_ENABLE input signal goes low in the middle of operation.

Cause: If IMMD STOP command is written into PRT, PRT stops the operation immediately and pull the PRT\_ENABLE output to MH, low.

Action: During TX: In FMM, if transmission is going on in MH when PRT\_ENABLE goes low, then MH TX Handler handling the MH\_PRT communication, goes to idle state. The TXFQ or TXPQ read pointer is not decremented since the message is not transmitted yet. The message under transmission is again considered for the next transmission based on the TX SCAN results. If the same message is transmitted again when PRT is restarted, retransmission counter is incremented. TX SCAN and VBM can continue when PRT\_ENABLE is low.

During RX: In FMM, if reception is going on in MH when PRT\_ENABLE goes low, then MH RX Handler handling the MH\_PRT communication, goes to idle state. The message under reception is discarded. RXFQx write pointer is not incremented since the message is dropped. RX Filtering if started is also aborted.

Interrupts and Flags raised:

MH raises SAFETY\_RX\_ABORT\_IRQ in case of RX and SAFETY\_TX\_ABORT\_IRQ in case of TX. The register bit MH\_STS0.PRT\_ENABLE goes to 0 from 1.

### 1.5.7.14 LMEM Protected range accesses

This section explains the cause and actions of MH when an access is done in the LMEM protected range addresses .i.e. address outside the LMEM\_PC\_START\_ADDR and LMEM\_PC\_END\_ADDR range.

Cause: Possible sources of LMEM accesses are:

- 1) Read or Write by VBM, TX Handler and RX Handler- Host access in virtual address range, or internal module TX Handler and RX Handler can issue read or write transactions at LMEM.
- 2) LMEM transparent access by host- Host accesses in LMEM transparent range

Action: In case if LMEM access by VBM, RX Handler or TX Handler falls in the protected range, MH and PRT are immediately stopped and there is no recovery unless XS\_CAN IP is reset by the host. If the last address of a read burst access by host falls in protected area, host must discard the entire burst.

In case of LMEM transparent access resulting in protected range address, MH and PRT are not stopped.

In all cases, write transaction is ignored with OK response and read transfer is given OK response with default read data 0xCAFECAFE.

Interrupts and Flags raised:

MH raises SAFETY\_LMEM\_PROT\_ERR\_IRQ in case of protected range accesses. The output signal LMEM\_PROTECT\_EVENT (high for one HOST\_CLK period) is also generated at the top level. Except for LMEM transparent accesses, PRT\_STOP\_IMMD\_REQ is also generated by MH for other LMEM accesses.

## 1.5.8 Application Information

This section provides some general information on MH performance, flags and status registers to look at and some guidelines related to cluster mode.

### 1.5.8.1 Cluster

The same LMEM can be shared across several Message Handler, but several points need to be highlighted. A trade-off needs to be found to ensure every MH will get enough time to complete their RX Filter process as well as their TX-Scan for a given LMEM bandwidth.

- The worst scenario on RX path is defined when all MH in a cluster is receiving an RX message at the same time. Therefore, it is essential to ensure the available bandwidth on the LMEM can support the RX filter process from all concurrent MH. Several measures can be taken to lower the bandwidth for a given value: limit the number of RX filter elements and the number of comparison (1 or 2) per filter element.
- The worst scenario on TX path is defined by all TX FIFO queues active for every MH as well as new TX messages being added to all TX Priority Queue slots. As one message is added or sent at a time for every MH, the impact of the TX-Scan may be limited but may play an important role by generating more arbitration occurrences.
- The read latency to access the LMEM is a common factor for all MH and should be as low as possible. This access time is driven the overall performances when in cluster mode.

### 1.5.8.2 Performances

Several processing times have a direct impact on the overall MH performances, The minimum MH core clock frequency is driven by several parameters:

- The maximum number of RX filter elements to support
- The CAN Classic, CAN FD, and CAN XL bit rates (Arbitration and Data Phase)
- The LMEM read latency
- The maximum number of TX Priority Queue slots

To estimate the minimum core clock frequency to set, please refer to excel file [4]. One must keep in mind that the computed value is a minimum. Other clock frequency constraints may require a higher clock speed on the MH.

### 1.5.8.3 TX SCAN

The TX-Scan does compute the highest priority message from amongst TX FIFO queue head element and the TX Priority Queue slots. The processing time is mainly linked to the number of TX Priority Queue slots being set active. The higher the number of slots, the higher the bandwidth from the LMEM. The sooner the result is known the better the expected transmission order is. For more detail on TX-Scan refer to the TX-Scan chapter in TX Handler Section.

### 1.5.8.4 RX FILTER

The process of filtering is started as soon as the first RX message header data is received. The Classical CAN with a low bit rate does provide more margin to complete the RX filtering in time. The critical path is defined when receiving CAN FD frame with no payload data.

The HOST\_CLK clock defines the RX Filtering performance, i.e. the amount of RX Filter comparisons that can be done for a worst case message (short and high bit rate).

The XS\_CAN supports a large number for RX Filters. However, typically applications need up to 32 or up to 64 RX Filters. Integrator can dimension the HOST\_CLK frequency to support e.g. 32 to 64 RX Filters with 2 comparisons under worst case conditions. In this case, the order of the RX Filter element configurations in the LMEM is not relevant, because dimensioning is done for the worst case.

It is recommended to use the following rules to sort the RX Filter element configurations.

This brings two advantages :

- (a) reduction of the filtering time for critical cases
- (b) increase of the number of supported RX Filter configurations.

1. First order: Short Data Field before long data field
2. Second order: First FD, second XL, third CC
3. Third order: One comparison before two comparisons

Example for a mixed network with FD and XL messages:

FD messages with short payload of up to 8 byte and one comparison, sorted by data field size  
 XL messages with short payload of up to 8 byte and one comparison, sorted by data field size  
 XL messages with short payload of up to 8 byte and two comparison, sorted by data field size  
 FD messages with longer payload  
 XL messages with longer payload

### 1.5.8.5 Address Alignment

- 1) TXFQ start and end addresses must be 64bytes aligned.

- 2) TXPQ start address must be 64bytes aligned.
- 3) TXPQ slot size must be in granularity of 4bytes (1 word)
- 4) RXFQ0/1 start and end addresses must be 64bytes aligned.
- 5) TEFQ start address must be 64byte aligned

## 1.5.9 Detailed Design Information

### 1.5.9.1 Port Description

Table 73. Port List (page 1 of 4)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<b>CLOCKS</b>					
HOST_CLK	1	I	Host Clock	na	na
HOST_CLK_AON	1	I	Clock for APB interface	na	na
<b>RESETS</b>					
RESET_N	1	I	Reset core	Low	HOST_CLK
<b>INTERRUPTS</b>					
<b>FUNCTIONAL INTERRUPTS</b>					
FUNC_CTB_TX_BC_REQ_IRQ	1	O	Not Applicable for FMM	High	HOST_CLK
FUNC_CTB_RX_BC_REQ_IRQ	1	O	Not Applicable for FMM	High	HOST_CLK
FUNC_TEFQ_DEQ_IRQ	1	O	Indicates a message is dequeued from TEFQ	High	HOST_CLK
FUNC_TEFQ_ENQ_IRQ	1	O	Indicates a message is enqueued from TEFQ	High	HOST_CLK
FUNC_TXPQ_ENQ_IRQ	1	O	Indicates a message is enqueued from TXPQ	High	HOST_CLK
FUNC_TXFQ_ENQ_IRQ	1	O	Indicates a message is enqueued from TXFQ	High	HOST_CLK
FUNC_RXFQ0_DEQ_IRQ	1	O	Indicates a message is dequeued from RXFQ0	High	HOST_CLK
FUNC_RXFQ1_DEQ_IRQ	1	O	Indicates a message is dequeued from RXFQ1	High	HOST_CLK
FUNC_RXFQ0_ENQ_IRQ	1	O	Indicates a message is enqueued from RXFQ0	High	HOST_CLK
FUNC_RXFQ1_ENQ_IRQ	1	O	Indicates a message is enqueued from RXFQ1	High	HOST_CLK
<b>SAFETY INTERRUPTS</b>					
SAFETY_RX_FILTER_ERR_IRQ	1	O	Error detected while RX filtering in progress	High	HOST_CLK
SAEFTY_MISC_IRQ	1	O	Different safety issues	High	HOST_CLK
SAFETY_VB_ACCESS_VIOLATION_IRQ	1	O	Indicates there is a violation in VB access	High	HOST_CLK
SAFETY_TX_ABORT_IRQ	1	O	TX message aborted	High	HOST_CLK
SAFETY_RX_ABORT_IRQ	1	O	RX message aborted	High	HOST_CLK
SAFETY_LMEM_PROT_ERR_IRQ	1	O	Indicates host access to an LMEM address outside the range of LMEM start and end addresses	High	HOST_CLK
SAFETY_LMEM_TO_ERR_IRQ	1	O	Indicates a timeout at LMEM interface	High	HOST_CLK
SAFETY_LMEM_UERR_IRQ	1	O	Uncorrectable error is detected at LMEM interface	High	HOST_CLK
SAFETY_CTB_BC_TO_IRQ	1	O	Not Applicable for FMM	High	HOST_CLK
SAFETY_CTB_BC_ERR_IRQ	1	O	Not Applicable for FMM	High	HOST_CLK
<b>ERROR INTERRUPTS</b>					
ERR_STS_VB_NO_SA_IRQ	1	O	Indicates MH has received another address instead of VB start address	High	HOST_CLK
ERR_STS_QUEUE_ACCESS_VIOLATION_IRQ	1	O	Indicates there has been a violation in accessing the queues	High	HOST_CLK
ERR_STS_PRT_STOP_IRQ	1	O	MH indicates that the PRT is stopped	High	HOST_CLK
ERR_STS_LMEM_CERR_IRQ	1	O	Correctable error is detected at the LMEM interface	High	HOST_CLK

Table 73. Port List (page 2 of 4)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
ERR_STS_RXFQ0_DROP_IRQ	1	O	Indicates a new message to be stored into RXFQ0 is dropped	High	HOST_CLK
ERR_STS_RXFQ1_DROP_IRQ	1	O	Indicates a new message to be stored into RXFQ1 is dropped	High	HOST_CLK
ERR_STS_TEFQ_DROP_IRQ	1	O	Indicates a new TEQE is dropped	High	HOST_CLK
ERR_STS_TXPQ_DEQ_NO_TX_IRQ	1	O	Indicates a message is dequeued from TXPQ but is not transmitted	High	HOST_CLK
ERR_STS_TXFQ_DEQ_NO_TX_IRQ	1	O	Indicates a message is dequeued from TXFQ but is not transmitted	High	HOST_CLK
ERR_STS_MH_HOST_ARA_IRQ	1	O	Host accesses to reserved addresses	High	HOST_CLK
<b>DMA REQUEST SIGNALS</b>					
TXFQ_WREQ	1	O	TX FIFO Queue interrupt from VBM	High	HOST_CLK
TXPQ_WREQ	1	O	TX Priority Queue interrupt from VBM	High	HOST_CLK
TXEF_RREQ	1	O	TX Event FIFO Queue interrupt from VBM	High	HOST_CLK
RXFQ0_RREQ	1	O	RX FIFO Queue 0 interrupt from VBM	High	HOST_CLK
RXFQ1_RREQ	1	O	RX FIFO Queue 1 interrupt from VBM	High	HOST_CLK
CTM_TX_WREQ	1	O	Not Applicable for FMM	High	HOST_CLK
CTM_RX_RREQ	1	O	Not Applicable for FMM	High	HOST_CLK
<b>AHB INTERFACE</b>					
VBM_AHB_HWRITE	1	I	Read or write bit	na	HOST_CLK
VBM_AHB_HADDR	19	I	Address	na	HOST_CLK
VBM_AHB_HWDATA	32	I	Write data	na	HOST_CLK
VBM_AHB_HSELX	1	I	Select	High	HOST_CLK
VBM_AHB_HTRANS	2	I	Transfer type	na	HOST_CLK
VBM_AHB_HBURST	3	I	Burst type	na	HOST_CLK
VBM_AHB_HSIZE	3	I	Burst size	na	HOST_CLK
VBM_AHB_HPROT	4	I	Protection type	na	HOST_CLK
VBM_AHB_HREADYOUT	1	O	Ready	High	HOST_CLK
VBM_AHB_HREADYIN	1	I	Output of top mux to indicate extension of data phase by bridge	High	HOST_CLK
VBM_AHB_HRESP	2	O	Response	na	HOST_CLK
VBM_AHB_HRDATA	32	O	Read data	na	HOST_CLK
<b>DESCRIPTOR PORTS (CT MODE)</b>					
CTM_RESP	2	I	Not Applicable for FMM	na	HOST_CLK
CTM_EN	1	O	Not Applicable for FMM	na	HOST_CLK
CTM_BC_ERR	1	O	Not Applicable for FMM	na	HOST_CLK
CTM_DESC	64	O	Not Applicable for FMM	na	HOST_CLK
<b>TX MSG INTERFACE</b>					
TX_MSG_WVALID	1	O	Write data valid	High	HOST_CLK
TX_MSG_WDATA	32	O	Write data	na	HOST_CLK
TX_MSG_WUSER	2	O	Write user code to control the sequence	na	HOST_CLK
TX_MSG_WREADY	1	I	Write ready from PRT	High	HOST_CLK
TX_MSG_BVALID	1	I	Response data valid	High	HOST_CLK
TX_MSG_BUSER_STATUS	3	I	Response user data status	na	HOST_CLK
TX_MSG_BUSER_TS	64	I	Response user data timestamp	na	HOST_CLK
TX_MSG_BREADY	1	O	Response ready from MH	High	HOST_CLK

Table 73. Port List (page 3 of 4)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<b>RX MSG INTERFACE</b>					
RX_MSG_WVALID	1	I	Write data valid	High	HOST_CLK
RX_MSG_WDATA	32	I	Write data valid	na	HOST_CLK
RX_MSG_WUSER	3	I	Write user data	na	HOST_CLK
RX_MSG_WREADY	1	O	Write ready	High	HOST_CLK
<b>MISC SIGNALS</b>					
MH_EN	1	O	MH Enable	High	HOST_CLK
PRT_STOP_IMMD_REQ	1	O	Instructs PRT to perform an immediate stop	High	HOST_CLK
PRT_TX_DU	1	O	Indicates there is a Data Underrun in PRT during TX message transmission	High	HOST_CLK
PRT_RX_DO	1	I	Indicates there is a Data Overflow in PRT during RX message reception	High	HOST_CLK
PRT_ENABLE	1	I	Serial CAN Bus Communication enabled	High	HOST_CLK
HOST_CLOCK_ACTIVE	1	I	Must be set when the MH core clock is active	High	HOST_CLK
LMEMPC_START_ADDR	18	I	Lmem protection config start address	na	ASYNC
LMEMPC_END_ADDR	18	I	Lmem protection config end address	na	ASYNC
LMEM_PROTECT_EVENT	1	O	Lmem protection event	Pulse High	HOST_CLK
TS_PARITY_ERR	1	I	Time Stamp Parity Error for TX and RX Path; it is checked when NO_SAFETY_NO_CTM is 0	Pulse High	HOST_CLK
NO_SAFETY_NO_CTM	1	I	When set to 1, CTM and all safety features are disabled.	High	na
RX_MSG_STORE_SUCC	1	O	Is set to 1 when RX messages are successfully stored in an RX FIFO	Pulse High	HOST_CLK
RX_MSG_ALERT	1	O	Set to 1 when incoming message matches with a filter with ALERT bit set to 1	High	HOST_CLK
<b>LMEM INTERFACE</b>					
LMEM_READY	1	I	When set to 0, Bus is busy and when it is 1, the transaction is complete	High	HOST_CLK
LMEM_ECC_UE	1	I	ECC uncorrected error	Pulse High	HOST_CLK
LMEM_ECC_CE	1	I	ECC corrected error	Pulse High	HOST_CLK
LMEM_RDATA	32	I	Read data	na	HOST_CLK
LMEM_ADDR	16	O	Address	na	HOST_CLK
LMEM_WDATA	32	O	Write data	na	HOST_CLK
LMEM_CS	1	O	Chip select	High	HOST_CLK
LMEM_WE	1	O	Write enable	na	HOST_CLK
LMEM_BURST	1	O	LMEM burst	na	HOST_CLK
LMEM_BURST_LEN	2	O	LMEM burst length	na	HOST_CLK
<b>HOST APB INTERFACE</b>					
REG_APB_PADDR	12	I	Address	na	HOST_CLK_AON
REG_APB_PSELX	1	I	Select	High	HOST_CLK_AON
REG_APB_PENABLE	1	I	Enable	High	HOST_CLK_AON

Table 73. Port List (page 4 of 4)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
REG_APB_PWRITE	1	I	Read or write bit	High	HOST_CLK_AON
REG_APB_PRDATA	32	O	Read data	na	HOST_CLK_AON
REG_APB_PWDATA	32	I	Write data	na	HOST_CLK_AON
REG_APB_PREADY	1	O	Used to extend an APB transfer by the Completer	High	HOST_CLK_AON
REG_APB_PSLVERR	1	O	Transfer error	High	HOST_CLK_AON
REG_APB_PPROT	3	I	Protection type	na	HOST_CLK_AON
REG_APB_PSTRB	4	I	Write strobe	High	HOST_CLK_AON
<b>HARDWARE DEBUG PORT</b>					
HDP	16	O	Hardware Debug Port	na	na

## 1.6 PRT - Protocol Controller

This document describes the PRT, the CAN XL Protocol Controller, and its interfaces with the host controller, a message handler frontend, and the CAN transceiver.

### 1.6.1 Overview

The PRT is a CAN XL Protocol Controller that can be integrated into different CAN modules. The PRT performs CAN communication as specified in ISO 11898-1:2024 (CAN Classic, CAN FD and CAN XL) [1]. The bitrate can be configured to values up to 20MBit/s at a clock speed of 160MHz, depending on the resources of the message handler and on the used semiconductor technology. For the connection to the physical layer, additional transceiver hardware is required, which is connected via GPIO ports or may be integrated into the CAN module (see chapter “Transceiver Interface”). The PRT does not provide internal buffering of frames, so that data has to be transferred by IP internal Message Busses in 32 bit slices in real-time while (de)-serialization on the CAN Bus. Thus, single data transfers at the internal Message Busses are closely time-synchronized to the schedule at the CAN bus.

ISO 11898-1 specifies the Information Processing Time (IPT). The XS\_CAN has an IPT of zero, meaning the data for the next bit is available at the first clock edge after the sample point.

### 1.6.2 Features

- ▶ CAN Classic, CAN FD and CAN XL as specified in ISO 11898-1:2024
- ▶ CAN Classic bit rate up to 1Mbps
- ▶ Arbitration phase bit rate up to 1Mbps for CAN FD and for CAN XL
- ▶ CAN FD data phase bit rate up to 8Mbps at a clock speed of 80MHz or 160MHz
- ▶ CAN XL data phase bit rate up to 20Mbps at a clock speed of 160MHz
- ▶ CAN FD Light Commander data phase bit rate up to 8Mbps
- ▶ APB 4 slave interface (HOST\_APB) (compliant to AMBA 4 ARM Ltd protocol, see [6])
- ▶ 32 bit data bus width interface
- ▶ 512 bytes address space register, 8 bit address bus width
- ▶ Dedicated Timebase interface

### 1.6.3 Block Diagram




Figure 20. PRT Block Diagram

Figure above shows principle of the PRT's functions. When the PRT and the message handler operate in different clock domains, they are connected via CDC modules. The Time Base is captured inside a CDC module, triggered by the PRT's output signal CAPTURE.

The PRT consists of the CAN Protocol FSM, an Rx/Tx Shift Register, a set of interface registers for configuration, control, and status information as well as interfaces to the message handler for received messages and for messages to be transmitted. The PRT is not designed to store complete messages, there is only transient caching for two memory words for each direction during reception or transmission.

A separate message handler is needed for the storage of whole messages as well as for functions like acceptance filtering, sorting of received messages into specific message buffers, and ordering the sequence of messages that are requested for transmission. Messages are streamed between message handler and PRT as sequences or 32 bit data words.

The host accesses the PRT's registers via REG\_APB, an AMBA APB 4 interface, for configuration, control, and status information.

Note that the PRT submodules in the block diagram are named "xcan\_" and not "xcans" in order to align with the RTL code which is reused from XCAN project.




Figure 21. PRT Internal Structure

XCAN\_PRT\_BSP is the Bit Stream Processor, a sequencer controlling the data stream between transmit and receive shift register and the bus line. The BSP also controls the BTL, BCN, OPC, CRF, CRC, CRX, and EML such that the processes of reception, arbitration, transmission, and error signaling are performed according to the CAN protocol specification. The BSP also provides signals to the RXC indicating when a valid message was received and also to the SHR when the transmit sequence finishes after a successful transmission. Note that the automatic retransmission of messages which have been corrupted by noise or other error external error conditions on the bus line is not handled by the BSP.

XCAN\_PRT\_BTL is the Bit Timing Logic, monitoring the bus line input CAN\_RXD and handling the busline related bit timing according to the CAN protocol. The BTL synchronises on a recessive to dominant busline transition at Start of Frame (hard synchronisation) and on any further recessive to dominant busline transition, if the CAN controller itself does not transmit a dominant bit (resynchronisation). The BTL uses three sets of configurable time segments to compensate for the propagation delay time and for phase shifts and to define the position of the Sample Point in the three bit times for CAN Classic, CAN FD, and CAN XL.

XCAN\_PRT\_SRX synchronizes the asynchronous bus line input CAN\_RXD to the CAN clock using a 2- FF synchronizer structure before the signal is used inside the PRT.

XCAN\_PRT\_BRP is the Bit Rate Prescaler that generates the CAN time quantum from the CAN clock period and the NBTP.BRP configuration.

XCAN\_PRT\_FIM is the Fault Injection Module as described in the section 1.6.6.12. XCAN\_PRT\_CRF, XCAN\_PRT\_CRC, and XCAN\_PRT\_CRX are the Cyclic Redundancy Check modules for the CAN FD (CRF), CAN Classic (CRC) and the CAN XL (CRX) frame formats. These modules divide the data stream by the code generator polynomials in order to generate the CRC sequences to be transmitted after the data bytes and to check the CRC sequences of incoming messages.

XCAN\_PRT\_RGX is the Register block, containing all readable and writable registers as well as the APB interface control.

XCAN\_PRT\_EML is the Error Management Logic, responsible for the fault confinement of the CAN device. Its counters, the Receive Error Counter and the Transmit Error Counter, are incremented and decremented by commands from the Bit Stream Processor. According to the values of the error counters, the CAN controller is set into the states error active, error passive and busoff. The CAN controller is error active, if both error counters are below the error passive limit of 128. It is error passive, if at least one of the error counters equals or exceeds 128. It goes busoff, if the Transmit Error Counter equals or exceeds the busoff limit of 256. The device remains in this state, until the busoff recovery sequence is finished (see CAN specification).

XCAN\_PRT\_BCN is the Bit Counter, controlling the bit stuffing function and the length of the segments of the CAN frames.

XCAN\_PRT\_SHR contains the Shift Register that converts between parallel data words and the serial CAN bit stream as well as the two-stage Tx-buffers that are loaded by the MH via the TX\_MSG interface as well as the TX\_MSG interface itself. This interface is controlled by the MH.

XCAN\_PRT\_RXC contains the two-stage Rx-buffers that are loaded from the Shift Register and transferred to the MH via the RX\_MSG interface as well as the RX\_MSG interface itself. This interface is controlled by the PRT.

XCAN\_PRT\_OPC is the Output Controller that provides the output signals CAN\_TX, XLT, D\_TX, and D\_RX to the transceiver and to the PWME module.

## 1.6.4 Hardware Interface

Table 74. PRT HW Interface

Pin	Name	I/O	Description
CAN_RX		I	Serial CAN receive input Transceiver
TXD		I	Serial CAN transmit output to Transceiver/PWME

## 1.6.5 Software Interface

### 1.6.5.1 PRT MAP

#### 1.6.5.1.1 Overview

Table 75. Address Blocks list

Address Block	Offset	Range	Description
PRT_STATUS	0x0000	0x0020	Usage: register Status information of the PRT
PRT_EVENT	0x0020	0x0020	Usage: register Event information of the PRT
PRT_CONTROL	0x0040	0x0020	Usage: register Control of the PRT during runtime
PRT_CONFIGURATION	0x0060	0x0020	Usage: register Configuration of the PRT before runtime

Table 76. Registers overview (page 1 of 2)

Register name	Offset	Mode	Description
<b>PRT_STATUS</b>			
ENDN	0x0000	R	Register size: 32 Endianness Test Register
STAT0	0x0004	R	Register size: 32 PRT Status 0 Register
STAT1	0x0008	R	Register size: 32 PRT Status 1 Register
STATISTIC_COUNTER	0x000C	R	Register size: 32 PRT Statistic Counter Register
<b>PRT_EVENT</b>			
EVNT	0x0020	RW	Register size: 32 Event Status Flags Register The EVNT Register contains event status flags. The flags is set by the PRT when specific events occur. A software reset clears all flags. A host write access to this register, writing a 1 to a specific flag, clears that flag. When a host write access occurs concurrently with a set condition for a flag, the flag is set.

Table 76. Registers overview (page 2 of 2)

Register name	Offset	Mode	Description
<b>PRT_CONTROL</b>			
LOCK	0x0040	W	Register size: 32 Unlock Sequence Register Writing a sequence of specific data words enables the activation of control commands in the registers CTRL and FIMC.
CTRL	0x0044	W	Register size: 32 Control Register Writing to this register controls the CAN protocol operation. When writing to this register, only one of the four bits TEST, SRES, STRT, or STOP may be written to 1, otherwise the write access takes no effect. The bit IMMD may be written to 1 together with the bit STOP, but not together with one of the other bits.
FIMC	0x0048	RW	Register size: 32 Fault Injection Module Control Register Writing the fault injection position number requires the application of the test mode key sequence before writing to FIMC.
TEST	0x004C	RW	Register size: 32 Hardware Test Functions Register This register is writable after the hardware test mode functions are enabled by writing the test mode key sequence to LOCK and CTRL registers. While the hardware test mode functions are not enabled, this register is read-only. The hardware test mode functions are disabled and cleared by the software reset of the PRT.
<b>PRT_CONFIGURATION</b>			
MODE	0x0060	RW	Register size: 32 Operating Mode Register Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines separate operating mode options. The four configuration bits FDOE, XLOE, EFDI, and XLTR, are interrelated according to table Frame Formats defined in Operating Mode chapter.
NBTP	0x0064	RW	Register size: 32 Arbitration Phase Nominal Bit Timing Register Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines the Nominal Bit Timing as defined in [1].
DBTP	0x0068	RW	Register size: 32 CAN FD Data Phase Bit Timing Register Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines the FD Data Phase Bit Timing as defined in [1].
XBTP	0x006C	RW	Register size: 32 XAN XL Data Phase Bit Timing Register Configuration register that is writable while the CAN communication is stopped and is read-only after the CAN communication is started. This register defines the XL Data Phase Bit Timing as defined in [2].
PCFG	0x0070	RW	Register size: 32 PWME Configuration Register Configuration register that is writable while the CAN communication is stopped and is read-only after the CAN communication is started. This register defines the parameters needed for the PWM coding (as described in [3]) in the PWME module for CAN XL transceivers with switchable operating modes

## 1.6.5.1.2 PRT\_STATUS Address Block

**Table 77. ENDN register***Endianness Test Register*

Bit	Field	Mode	Initial Value	Description
31:0	ETV	R	0x87654321	The purpose of this register is to identify the beginning of the PRT address map in a memory dump and to check the proper endianness data byte mapping when the data word is routed through different busses.

**Table 78. STAT0 register (page 1 of 2)***PRT Status 0 Register*

Bit	Field	Mode	Initial Value	Description
31:24	TEC	R	0x0	The CAN protocol Transmit Error Counter. A software reset does not change the value in this register. When the Bus-Off recovery sequence is finished, the error counter TEC is cleared. When the increment TEC+8 would result in a value > 255 (carry-flag), the TEC is kept unchanged, but BO is set.
23	RP	R	0x0	The Passive flag of the CAN protocol Receive Error Counter. This flag is set on an error condition that would have caused an increment of the Receive Error Counter to a value beyond its 7 bit range.
22:16	REC	R	0x0	The CAN protocol Receive Error Counter. A software reset does not change the value in this register. When the Bus-Off recovery sequence is finished, the error counter REC is cleared. The REC is a 7-bit-counter, together with the Error-Passive flag EP. When the increment REC+1 or REC+8 would result in a value > 127 (carry-flag), the REC is kept unchanged, but EP is set. When EP is set but REC is below 127 and further errors are detected with an REC+1 condition, the REC will be incremented until it reaches 127. At the reception of a valid message, the REC-1 decrements the actual value of the REC by one AND clears the Error-Passive flag EP.
15:8	TDCV	R	0x0	Transmitter Delay Compensation delay value. A software reset clears the TDV bit field to 0x00. This register shows the sum of the measured delay plus the configured offset, giving the position of the secondary sample point. It is updated for each frame transmission that includes a data phase.
7	BO	R	0x0	This node is in Bus-Off state. This flag is set on an error condition that would have caused an increment of the Transmit Error Counter to a value beyond its 8 bit range. When the PRT enters Bus-Off state, BO is set to 1 and CAN protocol operation is stopped. When the Bus-Off recovery sequence is finished, BO is cleared.
6	EP	R	0x0	This node is in Error-Passive state. When the Bus-Off recovery sequence is finished, the EP bit is cleared.
5	FIMA	R	0x0	Fault Injection Module Activated, see Safety Measures chapter
4	CLKA	R	0x1	The actual value of the CLOCK_ACTIVE input signal, see Starting and Stopping the Module chapter. As the clock must be active when a reset is performed, the default value should be 1.

Table 78. STAT0 register (page 2 of 2)

## PRT Status 0 Register

Bit	Field	Mode	Initial Value	Description
3	STP	R	0x0	Waiting for end of actual message after STOP command, see Starting and Stopping The Module chapter
2	INT	R	0x0	This node is integrating into CAN bus traffic
1:0	ACT	R	0x0	<p>The current activity of this node:            0b00: inactive state            0b01: Idle            0b10: Receiver            0b11: Transmitter</p> <p>When the CAN protocol operation is stopped, ACT changes to 0b00 and INT changes to 0.            When the CAN protocol operation is started, INT is set to 1, but ACT remains at 0b00 until the CAN protocol bus idle detection condition is met, then it changes to 0b01 and INT changes to 0.            When the CAN protocol operation is started while BO is set, the PRT remains in integrating state (INT=1 and ACT=0b00) until the Bus-Off recovery sequence is finished, then it changes to 0b01 and INT changes to 0.            When PRT detects a protocol exception event (see [1], chapter 10.9.5), ACT changes to 0b00 and INT changes to 1 until the CAN protocol bus idle detection condition is met, then ACT changes to 0b01 and INT changes to 0. ACT changes from 0b01 to 0b10 when the PRT has received a Start-of-Frame from the CAN bus.            ACT changes from 0b01 to 0b11 when the PRT has sent a Start-of-Frame to the CAN bus.            ACT changes from 0b11 to 0b10 when the PRT loses arbitration during a transmission.            ACT changes from 0b10 to 0b01 or from 0b11 to 0b01 when the PRT detects the second bit of intermission (see [1], chapter 10.4.6.2) to be recessive.</p>

Table 79. STAT1 register

## PRT Status 1 Register

Bit	Field	Mode	Initial Value	Description
6	RX_TSS	R	0x0	<p>Indicates whether this CAN IP Module is currently in a mode where it suppresses the sending of ACK bits and PWM coding at its CAN transmit output port.</p> <p>RX_TSS is set when the following condition is met:            1) The Transceiver Sharing Switch mode is enabled (input TSS_EN = '1') AND            2) There is at least one transmitter in the transceiver sharing group (input GROUP_TR = '1') AND            3) This CAN IP Module is currently in receiver state.</p> <p>RX_TSS is cleared when the received frame ends or when an error condition is detected.</p>
5:3	TX_FSM_STATUS	R	0x0	Rx FSM Status of xcan_prt_shr RTL
2:0	RX_FSM_STATUS	R	0x0	Rx FSM Status of xcan_prt_rxc RTL

**Table 80. STATISTIC\_COUNTER register***PRT Statistic Counter Register*

Bit	Field	Mode	Initial Value	Description
31:24	RX_UNSUCC	R	0x0	For each reception of a message that is not successful, but ends in an error, the counter is incremented once.
23:16	RX_SUCC	R	0x0	For each valid message received this counter is incremented.
15:8	TX_UNSUCC	R	0x0	For each unsuccessful transmission attempt of a message this counter is incremented once. Unsuccessful transmission attempt means that the transmission was started on the CAN bus but ends with an error. ARBLOST and HFI do not trigger the increment for the TX_UNSUCC counter. ARBLOST is not considered as an error, HFI prevents the start of the transmission on the CAN bus.
7:0	TX_SUCC	R	0x0	For each valid TX message received this counter is incremented.

## 1.6.5.1.3 PRT\_EVENT Address Block

**Table 81. EVNT register***Event Status Flags Register*

The EVNT Register contains event status flags. The flags is set by the PRT when specific events occur. A software reset clears all flags. A host write access to this register, writing a 1 to a specific flag, clears that flag. When a host write access occurs concurrently with a set condition for a flag, the flag is set.

Bit	Field	Mode	Initial Value	Description
15	TX_PARITY_ERR_TS	R/W1C	0x0	Parity Error in TS of Tx MSG
14	RX_PARITY_ERR_TS	R/W1C	0x0	Parity Error in TS of Rx MSG
13	ABO	R/W1C	0x0	TX_MSG sequence stopped by TX_MSG_WUSER code ABORT
12	IFR	R/W1C	0x0	Invalid Frame Format requested in TX_MSG
11	USO	R/W1C	0x0	Unexpected Start of Sequence during TX_MSG sequence detected
10	DU	R/W1C	0x0	Underrun condition in TX_MSG sequence detected
9	PXE	R/W1C	0x0	Protocol Exception Event occurred
8	TXF	R/W1C	0x0	Frame transmitted
7	RXF	R/W1C	0x0	Frame received
6	DO	R/W1C	0x0	Overflow condition in RX_MSG sequence detected
5	STE	R/W1C	0x0	Stuff Error
4	FRE	R/W1C	0x0	Form Error or the condition of CAN error counting rule f)
3	AKE	R/W1C	0x0	Acknowledge Error
2	B1E	R/W1C	0x0	Bit1 Error: During the transmission of a message (with the exception of the arbitration field), the PRT wanted to send a recessive bit (logical value 1), but the monitored CAN bus value was dominant.
1	B0E	R/W1C	0x0	Bit0 Error: The PRT wanted to send a dominant bit (logical value 0), but the monitored CAN bus value was recessive. During Bus-Off recovery, B0E is also set each time a sequence of 11 recessive bits has been monitored, enabling the CPU to readily check whether the CAN bus is stuck at dominant or continuously disturbed, and to monitor the proceeding of the Bus-Off recovery sequence.
0	CRE	R/W1C	0x0	CRC Error

## 1.6.5.1.4 PRT\_CONTROL Address Block

**Table 82. LOCK register***Unlock Sequence Register*

Writing a sequence of specific data words enables the activation of control commands in the registers CTRL and FIMC.

Bit	Field	Mode	Initial Value	Description
31:16	TMK	W	0x0	Test Mode Key
15:0	ULK	W	0x0	Unlock Key

**Table 83. CTRL register***Control Register*

Writing to this register controls the CAN protocol operation.

When writing to this register, only one of the four bits TEST, SRES, STRT, or STOP may be written to 1, otherwise the write access takes no effect. The bit IMMD may be written to 1 together with the bit STOP, but not together with one of the other bits.

Bit	Field	Mode	Initial Value	Description
12	TEST	W	0x0	Enable Test Mode. The Test Mode Key must be used prior to write to this bit field.
8	SRES	W	0x0	Software Reset. When the CAN protocol operation is stopped, the software reset of all state machines of the PRT (excluding the error-counters and the error-states) is triggered by writing 1 to CTRL.SRES. No unlocking sequence is required. A software reset will not be executed while the CAN protocol operation is started.
4	STRT	W	0x0	Start CAN protocol operation.
1	IMMD	W	0x0	Stop CAN protocol operation immediately. The Unlock Key must be used prior to write to this bit. This bit is only effective when being set together with the bit STOP.
0	STOP	W	0x0	Stop CAN protocol operation. The Unlock Key must be used prior to write to this bit field. When not set together with bit IMMD the PRT waits for an ongoing CAN message to finish before stopping CAN protocol operation.

**Table 84. FIMC register***Fault Injection Module Control Register*

Writing the fault injection position number requires the application of the test mode key sequence before writing to FIMC.

Bit	Field	Mode	Initial Value	Description
14:0	FIP	R/W	0x0	Fault Injection Position. Writing to FIMC while MODE.FIME is set activates the Fault Injection Module FIM (see Safety Measures chapter). While the FIM is activated, the value of FIMC.FIP is protected from further write accesses until the FIM is de-activated again.

**Table 85. TEST register (page 1 of 2)***Hardware Test Functions Register*

This register is writable after the hardware test mode functions are enabled by writing the test mode key sequence to LOCK and CTRL registers. While the hardware test mode functions are not enabled, this register is read-only. The hardware test mode functions are disabled and cleared by the software reset of the PRT.

Bit	Field	Mode	Initial Value	Description
28	TS_PARITY_ERR	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
27	BUS_OFF	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
26	BUS_ON	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
25	E_PASSIVE	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
24	E_ACTIVE	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
23	BUS_ERR	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
22	RX_EVT	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
21	TX_EVT	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
20	IFF_RQ	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
19	RX_DO	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared

**Table 85. TEST register** (page 2 of 2)*Hardware Test Functions Register*

This register is writable after the hardware test mode functions are enabled by writing the test mode key sequence to LOCK and CTRL registers. While the hardware test mode functions are not enabled, this register is read-only. The hardware test mode functions are disabled and cleared by the software reset of the PRT.

Bit	Field	Mode	Initial Value	Description
18	TX_DU	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
17	USOS	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
16	ABORTED	W	0x0	Writing a 1 to the bit field triggers the related interrupt line, this bit is auto-cleared
15	HWT	R	0x0	This status flag HWT shows whether the hardware test mode functions are enabled, set to 1 means enable.
5:4	TXC	R/W	0x0	Control the bit value driven at CAN_TX 0b00: Normal function of CAN TX 0b01: Normal function of CAN TX. CAN RX is ignored (for message look back mode) 0b10: CAN TX output set to 0 0b11: CAN TX output set to 1
3	RXD	R	0x1	Bit value seen at CAN_RX. The CAN_RX input (output signal of the transceiver) is always readable through this bit.
0	LBCK	R/W	0x0	Enable the Message Loop-Back mode, see chapter Trace and Debug.

## 1.6.5.1.5 PRT\_CONFIGURATION Address Block

**Table 86. MODE register** (page 1 of 2)*Operating Mode Register*

Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines separate operating mode options. The four configuration bits FDOE, XLOE, EFDI, and XLTR, are interrelated according to table Frame Formats defined in Operating Mode chapter.

Bit	Field	Mode	Initial Value	Description
13	TSSE	R/W	0x0	Transceiver Sharing Switch mode Enable
12	LCHB	R/W	0x0	Light Commander mode for Higher Bit rates {DMON, NACK, EOFF}
11	FIME	R/W	0x0	Fault Injection Module Enable, see Safety Measures chapter
10	EFDI	R/W	0x0	Error Flag Disable, 1 means Error Signaling is disabled as defined in [2] and the error counters REC and TEC are not incremented.. When this bit is set, only CAN XL frames are transmitted and received dominant FDF or XLF bits are treated as form errors.
9	XLTR	R/W	0x0	XL Transceiver Connected
8	SFS	R/W	0x0	Time stamp position: Start of Frame Stamping 1: Timestamps captured at the start of a frame 0: Timestamps captured at the end of a frame
7	RSTR	R/W	0x0	Restricted Mode Enabled as defined in [1]
6	MON	R/W	0x0	Monitoring Mode Enabled as defined in [1]
5	TXP	R/W	0x0	Transmit Pause. If this bit is set, the PRT pauses for two CAN bit times before starting the next transmission after itself has successfully transmitted a frame
4	EFBI	R/W	0x0	Edge Filtering during Bus Integration. If this bit is set, the PRT requires two consecutive dominant tq to detect an edge causing the reset of the bit counter for the detection of the idle condition.
3	PXHD	R/W	0x0	Protocol Exception Handling Disabled

**Table 86. MODE register** (page 2 of 2)*Operating Mode Register*

Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines separate operating mode options. The four configuration bits FDOE, XLOE, EFDI, and XLTR, are interrelated according to table Frame Formats defined in Operating Mode chapter.

Bit	Field	Mode	Initial Value	Description
2	TDCE	R/W	0x0	Transmitter Delay Compensation Enabled as defined in [1]
1	XLOE	R/W	0x0	XL Frame Format enabled. When set to 0, node behaves according to ISO11898-1:2024, no arbitration during FDF bit. When set to 1, node behaves according to ISO11898-1:2024-1, arbitration during FDF bit and XLF bit. This bit cannot be set to 1 when one of the static inputs ONLY_CC or ONLY_CC_FD is set. Setting XLOE without setting FDOE is an invalid configuration.
0	FDOE	R/W	0x0	FD Frame Format enabled. When set to 1, node is FD enabled according to ISO11898-1:2024. When set to 0, node is FD tolerant according to ISO11898-1:2024 (only CAN Classic frames used). This bit cannot be set to 1 when the static input ONLY_CC is set.

**Table 87. NBTP register***Arbitration Phase Nominal Bit Timing Register*

Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines the Nominal Bit Timing as defined in [1].

Bit	Field	Mode	Initial Value	Description
29:25	BRP	R/W	0x0	Bit Rate Prescaler. Valid values for the Bit Rate Prescaler BRP are 0x00-0x1F. This value defines the length of the Time Quantum TQ for all three bit time configurations. The actual interpretation of this value is that the TQ is (BRP + 1) CLK periods long
24:16	NTSEG1	R/W	0x0	Nominal Prop_Seg and Phase_Seg1. Valid values for NTSEG1 are 0x01-0x1FF. This value defines the sum of Prop_Seg(N) and Phase_Seg1(N). The actual interpretation of this value is that these segments together are (NTSEG1 + 1) TQ long.
14:8	NTSEG2	R/W	0x0	Nominal Phase_Seg2. Valid values for NTSEG2 are 0x01-0x7F. This value defines the length of Phase_Seg2(N). The actual interpretation of this value is that the phase buffer segment 2 is (NTSEG2 + 1) TQ long.
6:0	NSJW	R/W	0x0	Nominal SJW. Valid values for the Nominal Synchronization Jump Width NSJW are 0x00-0x7F. The actual interpretation of this value is that the Nominal Synchronization Jump Width is (NSJW + 1) TQ long.

**Table 88. DBTP register***CAN FD Data Phase Bit Timing Register*

Configuration register that is writable while the CAN communication is stopped and that is read-only after the CAN communication is started. This register defines the FD Data Phase Bit Timing as defined in [1].

Bit	Field	Mode	Initial Value	Description
31:24	DTDCO	R/W	0x0	Transmitter Delay Compensation Offset for FD frames. Valid values for the FD Transmitter Delay Compensation Offset DTDCO is 0x00-0xFF. This configuration defines the distance between the measured delay from CAN_TX to CAN_RX and the secondary sample point SSP, measured in CLK periods. This value is used when transmitting a CAN FD frame
23:16	DTSEG1	R/W	0x0	FD data phase Prop_Seg and Phase_Seg1. Valid values for DTSEG1 are 0x00-0xFF. This value defines the sum of Prop_Seg(D) and Phase_Seg1(D). The actual interpretation of this value is that these segments together are (DTSEG1 + 1) TQ long
14:8	DTSEG2	R/W	0x0	FD data phase Phase_Seg2. Valid values for DTSEG2 are 0x01-0x7F. This value defines the length of Phase_Seg2(D). The actual interpretation of this value is that the phase buffer segment 2 is (DTSEG2 + 1) TQ long.
6:0	DSJW	R/W	0x0	FD data phase SJW. Valid values for the FD data phase Synchronization Jump Width DSJW are 0x00-0x7F. The actual interpretation of this value is that the FD data phase Synchronization Jump Width is (DSJW + 1) TQ long.

**Table 89. XBTP register***XAN XL Data Phase Bit Timing Register*

Configuration register that is writable while the CAN communication is stopped and is read-only after the CAN communication is started. This register defines the XL Data Phase Bit Timing as defined in [2].

Bit	Field	Mode	Initial Value	Description
31:24	XTDCO	R/W	0x0	Transmitter Delay Compensation Offset for XL frames. Valid values for the XL Transmitter Delay Compensation Offset XTDCO is 0x00-0xFF. This configuration defines the distance between the measured delay from CAN_TX to CAN_RX and the secondary sample point SSP, measured in CLK periods. This value is used when transmitting a CAN XL frame.
23:16	XTSEG1	R/W	0x0	XL data phase Prop_Seg and Phase_Seg1. Valid values for XTSEG1 are 0x00-0xFF. This value defines the sum of Prop_Seg(X) and Phase_Seg1(X). The actual interpretation of this value is that these segments together are (XTSEG1 + 1) TQ long
14:8	XTSEG2	R/W	0x0	XL data phase Phase_Seg2. Valid values for XTSEG2 are 0x01-0x7F. This value defines the length of Phase_Seg2(X). The actual interpretation of this value is that the phase buffer segment 2 is (XTSEG2 + 1) TQ long
6:0	XSJW	R/W	0x0	XL data phase SJW. Valid values for the XL data phase Synchronization Jump Width XSJW are 0x00-0x7F. The actual interpretation of this value is that the XL data phase Synchronization Jump Width is (XSJW + 1) TQ long

**Table 90. PCFG register***PWME Configuration Register*

Configuration register that is writable while the CAN communication is stopped and is read-only after the CAN communication is started. This register defines the parameters needed for the PWM coding (as described in [3]) in the PWME module for CAN XL transceivers with switchable operating modes

Bit	Field	Mode	Initial Value	Description
21:16	PWMO	R/W	0x0	PWM Offset
13:8	PWML	R/W	0x0	PWM phase Long
5:0	PWMS	R/W	0x0	PWM phase Short

## 1.6.6 Functional Description

The PRT does not provide an internal time base for time stamping; for that purpose, an external time base needs to be connected (see Hardware Timestamping chapter).

The PRT does provide several interrupt outputs that signal, with a high-pulse of one CLK period length, the occurrence of specific internal events. For test purposes, the TEST register has a Generate Interrupt Pulse function GIP so that in hardware test mode HWT an interrupt output pulse can also be triggered by writing a 1 to the corresponding TEST register bit.

Interrupt	TEST bit	Activated when
TS_PARITY_ERR	28	TimeStamp Parity mismatch
BUS_OFF	27	Stop of CAN module, either after CTRL.STOP command written or stop due to entering Bus_Off state (STAT.BO=1)
BUS_ON	26	Signals starting of CAN module, is set immediately after CTRL.STRT command is written (this is also the case if CAN module was in Bus_Off state (STAT.BO=1))
E_PASSIVE	25	Switching from Error-Active to Error-Passive
E_ACTIVE	24	Switching from Error-Passive to Error-Active
BUS_ERR	23	Error detected on CAN bus or Protocol Exception Event detected
RX_EVT	22	Received a valid message
TX_EVT	21	Successfully transmitted a message
IFF_RQ	20	MH Requests a Message with Invalid Frame Format in Header
RX_DO	19	Data Overflow condition in RX_MSG sequence detected

Interrupt	TEST bit	Activated when
<i>TX_DU</i>	18	Data Underrun condition in TX_MSG sequence detected
<i>USOS</i>	17	Unexpected Start of Sequence during TX_MSG sequence detected
<i>ABORTED</i>	16	TX_MSG sequence stopped by TX_MSG_WUSER code ABORT

The PRT outputs internal status information, optionally to be connected to a hardware debug port

SAMPLE\_POINT: This is the CAN Sample Point

STAT\_ACT: This is the actual 2-bit-value of register STAT.ACT (see register description)

### 1.6.6.1 CAN FD light Commander for higher bit rates

CAN FD Light is a concept of price-sensitive sensor and actuator networks that can be used under automotive conditions. The commander node is a CAN FD node compliant to ISO 11898-1:2024, see [1]. A CAN FD light responder node is an implementation based on a subset of the CAN FD data link layer functionality as specified in ISO 11898-1:2024 Annex A. CAN FD Light communication uses a commander/responder - scheme. For more information, please refer to [10] CiA 604-3.

Since CAN FD Light uses the same data rate for the arbitration and data phase the maximum CAN FD Light bit rate is determined by the maximum bit rate achievable in the arbitration phase and by the response time of the ACK-bit. Additionally, the used physical layer transceiver limits the data rate.

The bus monitoring is the main bit rate limiting factor. The commander node monitors if the value on the bus is the same as the one it transmits. Bus monitoring is not possible anymore if the bit time is too short. CAN FD Light responders do not monitor the bus while they are transmitting.

Another bit rate limiting factor is that the commander node requires after frame transmission the correct reception of an ACK-bit sent by at least one node in the network, which may not be received correctly if the ACK-slot is too short. CAN FD Light nodes send the ACK-bit, but they do not require it after they have transmitted their frame. Sending the ACK-bit can be optionally switched off depending on the implementation.

CAN FD light requires neither bus monitoring since arbitration and error frames are not used nor the ACK response because of the commander-responder operation. Therefore, higher data rates in a CAN FD Light network can be achieved if the commander does not use bus monitoring and does not require the confirmation of the ACK-bit after having transmitted a frame.

Since CAN FD Light does not arbitrate and does not need error frames the wired-AND functionality of the CAN physical layer is not needed, which allows the use of active push-pull transceivers (e.g. like being used during the data phase of CAN XL).

In conclusion the following features of the commander node may be disabled to achieve higher data rates:

- turn off bus monitoring
- disable the need of the ACK response by the commander
- disable sending error and overload frames
- disable synchronization in transmitter state

CAN FD light commander mode in PRT can be enabled by setting the bit LCHB in PRT MODE register.

### 1.6.6.2 Statistic Counters

The PRT provides four readable statistic counters (8 bits each) to count the respective events:

**STATISTIC\_COUNTER.TX\_SUCC** [8]: TX\_SUCC counter increments at every successful transmission.

**STATISTIC\_COUNTER.TX\_UNSUCC** [8]: For each unsuccessful transmission attempt of a message this counter is incremented once. Unsuccessful transmission attempt means that the transmission has started on the CAN bus, but ends with an error. Losing arbitration is not regarded as an error and does not cause an increment of this counter. In case of HFI, the PRT does not start the transmission attempt on the CAN bus and therefore it does not cause an increment of this counter. Following errors are taken for incrementing this counter.

ACK error: Absence of dominant bit during the ACK slot.

Bit Error: Bit value that is monitored differs from the bit value sent.

**STATISTIC\_COUNTER.RX\_SUCC** [8]: RX\_SUCC counter increments at every successful reception of message.

**STATISTIC\_COUNTER.RX\_UNSUCC** [8]: For each reception of a message that is not successful, but ends in an error, the counter is incremented once. This counter is triggered by following errors:

**Stuff Error:** sixth consecutive equal bit level in a frame field that is coded by the method of dynamic bit stuffing. In CAN FD and in CAN XL frames the receivers also count the number of dynamic stuff bits in a frame and check it with the stuff bit-count number value transmitted in that frame.

**CRC error:** CRC calculated from the receiver based on the frame field values differs from CRC sent by the transmitter. There are two types of CRC errors: PCRC error and FCRC error as there are two independent CRCs used in CAN XL MAC sub-layer frame.

**Form error:** fixed form bit field contains one or more illegal bits, or when a fixed stuff bit in an XL Frame is not at its expected value.

### 1.6.6.3 Transceiver Sharing Switch (TSS) Support

The purpose of a TSS is to allow several CAN modules sharing one CAN transceiver, saving pins to connect to CAN transceivers themselves. The TSS is not part of any CAN module, it is a separate entity. Several CAN modules together with several TSSs may be integrated into one IC.

PRT supports the following signals for interaction with TSS:

1) TSSE (config)- Transceiver Sharing Switch Enable

MODE.TSSE=1 enables the suppression of the ACK bit transmission and PWM encoding. Suppression occurs only in Receiver state. See STAT0.ACT status.

2) IS\_TRANSMITTER (output)

XS\_CAN sets IS\_TRANSMITTER=1 when it is in Transmitter state. See STAT0.ACT status.

3) GROUP\_TR (input)

GROUP\_TR=1 informs the XS\_CAN that XS\_CAN and the local transmitter share one transceiver.

4) CAN\_TX (output)

When XS\_CAN is in Receiver state AND GROUP\_TR=1 AND TSSE=1 then the XS\_CAN suppresses the ACK bit transmission and PWM encoding.

Local ACK bit suppression is required to disallow local ACK while local transmitters are sending. This allows to detect if external nodes are connected.

5) CAN\_RX (input)

No impact

### 1.6.6.4 Fingerprinting Support

The XS\_CAN IP provides a 1 bit output signal *SP\_BEFORE\_DOM\_REC\_EDGE* which stays high for one CAN\_CLK period. It is generated for both transmission and reception of CAN messages during the arbitration phase. In each message format, the pulse is triggered at definite bits in the frame as given below.

CAN Classic Base Frame (CBFF) - (remote or data message): r0 bit in control field

CAN Classic Extended Frame (CEFF) - (remote or data message): r0 bit in control field

CAN FD Base Frame Format (FBFF): res bit in control field

CAN FD Extended Frame Format (FEFF): res bit in control field

CAN XL Frame Format (XLFF): resXL bit in control field

### 1.6.6.5 PRT static configuration

The two inputs *ONLY\_CC* and *ONLY\_CC\_FD* are intended to be connected to static signals (either hard-wired or OTP), thereby permanently restricting the PRT's function to older versions of the CAN protocol, see also [1].

The function of the PRT is restricted to the CAN Classic frame format (CAN FD tolerant implementation of ISO 11898 1:2024) when *ONLY\_CC* = 1 or when the configuration bit **MODE.FDOE** is not set by the host.

The function of the PRT is restricted to the frame formats CAN Classic and CAN FD (full implementation of ISO 11898 1:2024) when **ONLY\_CC\_FD** = 1 or when the configuration bit **MODE.XLOE** is not set by the host.

With the exception of **MODE.XLOE** and **MODE.FDOE**, **ONLY\_CC** and **ONLY\_CC\_FD** have no impact on the behavior of the other configuration registers.

They can change **MODE.XLOE** and **MODE.FDOE** to read-only.

- **ONLY\_CC** = 1 means **MODE.FDOE**=0 and is not writable by Software

**MODE.XLOE**=0 and is not writable by Software

- **ONLY\_CC\_FD** = 1 means **MODE.XLOE** and is not writable by Software

### 1.6.6.6 Host Access to Protocol Controller

The host is connected to the REG\_APB interface of the PRT. The host is the APB master, the PRT is the APB slave. The host is able to control the PRT's operating mode, to write its configuration data and to read the PRT's status. REG\_APB is implemented as an AMBA APB 4 slave interface (compliant to AMBA 4 ARM Ltd protocol, see [6]). The host must write all configuration registers to valid values before starting the PRT's CAN operation.

The registers FIMC and TEST are writable after the hardware test mode functions are enabled by writing the test mode key sequence to LOCK and CTRL registers. If the hardware test mode functions are not enabled, this register is read-only. Write Access to FIMC and TEST registers without performing the test mode key, results in ERROR response and the interrupt HOST\_ARA\_IRQ is generated by the IP if enabled in IRC.

- Any access to registers, either read or write, must use a 32bit aligned address, otherwise the transaction is ignored and no IR/flag is set.
- When an access is performed to a non-mapped register in the address range, IP gives ERROR response to the host along with the interrupt HOST\_ARA\_IRQ IP if enabled in IRC. Write transactions are ignored and read accesses are given the default data 0xCAFECAFE.
- When a read access to write-only registers or a write access to read-only registers is performed, IP gives ERROR response to the host along with the interrupt HOST\_ARA\_IRQ IP if enabled in IRC. Write transactions are ignored and read accesses are given the default data 0xCAFECAFE.

### 1.6.6.7 Software Reset

The software reset is triggered by writing 1 to **CTRL.SRES** when the CAN protocol operation is stopped. This does not require an unlocking sequence. The software reset must not be executed when **CTRL.SRES** is written while the CAN protocol operation is started. The software reset resets all state machines of the PRT (excluding the error-counters and the error-states) and clears the following readable registers: **STAT.TDCV**, **STAT.FIMA**, **FIMC.FIP**, **TEST.HWT**, **TEST.TXC**, **TEST.LBCK**, and all flags of EVNT. The configuration registers are not changed by a software reset.

### 1.6.6.8 Operating Mode

The operating mode is defined using the MODE register and only when the CAN communication is stopped, otherwise the register is read only. The register MODE defines separate operating mode options.

The four configuration bits FDOE, XLOE, EFDI, and XLTR, and are interrelated according to the table below.

Table 91. Frame Formats (page 1 of 2)

FDOE	XLOE	XLTR	EFDI	Description
0	0	X	0	Operating only in Classical CAN frame format. When FDOE is not set, the PRT shall be restricted to the Classical CAN frame format. In this case, when PXHD is set, the PRT shall accept both recessive and dominant bits as received reserved bits. When PXHD is not set, the PRT shall treat a recessive first reserved bit as a Protocol Exception condition and shall enter the Protocol Exception State as defined in [1] and it shall set the flag EVNT.PXE. FDOE shall be static at 0 while the input signal ONLY_CC is 1.
0	1	X	X	Invalid configuration
0	X	X	1	Invalid configuration
X	0	X	1	Invalid configuration

Table 91. Frame Formats (page 2 of 2)

FDOE	XLOE	XLTR	EFDI	Description
1	0	X	0	Operating in Classical CAN and CAN FD frame format. When FDOE is set, the PRT shall be able to transmit and to receive Classical CAN frames and CAN FD frames as defined in [1]. When XLOE is not set, the PRT shall not be able to transmit or to receive CAN XL frames as defined in [2]. When FDOE is set but not XLOE, PXHD defines the PRT's reaction on a recessive reserved but following the recessive FDF bit in a CAN FD frame. In this case, when PXHD is set, the PRT shall treat this condition as a Form Error. When PXHD is not set, the PRT shall treat this condition as a Protocol Exception condition and shall enter the Protocol Exception State as defined in [1] and it shall set the flag EVNT.PXE, XLOE shall be static at 0 while the input signals ONLY_CC_FD or ONLY_CC are at 1.
1	1	0	0	Operating in all frame formats, without XL transceiver. When FDOE and XLOE are both set and EFDI is not set, the PRT shall be able to transmit and to receive Classical CAN frames and CAN FD frames as defined in [1] and it shall be able to transmit and to receive CAN XL frames as defined in [2]. When both FDOE and XLOE are set, PXHD defines the PRT's reaction on a recessive reserved bit following the recessive XLF bit in a CAN XL frame. In this case, when PXHD is set, the PRT shall treat this condition as a Form Error. When PXHD is not set, the PRT shall treat this condition as a Protocol Exception State as defined in [2] and it shall set the flag EVNT.PXE. When EFDI is not set, the PRT shall send error flags as defined in [1].
1	1	0	1	Operating in XL frame format only, without XL transceiver, error frames are disabled for all communication. It shall be an invalid configuration to set EFDI without setting both FDOE and XLOE. When XLTR is not set, the PRT shall not control the operating mode of the transceiver.
1	1	1	0	Invalid configuration
1	1	1	1	Operating in XL frame format only, enabling XL transceiver, error frames are disabled for all communication. When XLTR is set together with FDOE and XLOE, the PRT shall control the PWME to the transceiver in order to switch the operating mode of the transceiver at the beginning and at the end of the CAN XL data phase, as defined in [2]. When EFDI is set together with FDOE and XLoe, the PRT shall not send error flags and it shall not change its transmit error counter or its receive error counter. When an error condition occurs, the PRT shall, instead of sending an error flag, enter Protocol Exception State, like in Restricted Mode, as defined in [2].

### 1.6.6.9 Starting and Stopping the Module

When the CAN protocol operation is stopped, the ENABLE output is at 0 and the **TX\_MSG** and **RX\_MSG** interfaces are not active, but the **REG\_APB** interface remains fully functional.

The PRT is started by writing 1 to **CTRL\_START**. This does not require an unlocking sequence. After the start command, the PRT waits for the occurrence of a sequence of 11 consecutive recessive bits (the idle condition of ISO 11898-1:1995) to finish its integration into the CAN communication on the CAN bus line. When the PRT has detected the idle condition and has no pending transmission request, it switches into idle state. When the PRT has detected the idle condition and has a pending transmission request, the PRT starts the transmission in the following bit. When the PRT sees a dominant bit on entering idle state, it immediately becomes receiver of that frame.

There are two options to stop the CAN protocol operation under software control, one that waits for the completion of an ongoing message transfer and one that stops the operation immediately.

The two options use different variants of the **CTRL\_STOP** command. In the first variant, only the STOP bit is written to 1. In the second variant, both the **CTRL\_STOP** bit and the **CTRL\_IMMD** bit are written to 1 at the same time. Both variants require the application of the unlock key sequence, followed by a write access to the CTRL register. The three consecutive write accesses may not be interrupted by other accesses via **REG\_APB**.

The first variant of the **STOP** command is asserted this way:

Step Write data to Register at Address

- 1: Write 0x1234 to **LOCK.ULK** 0x40
- 2: Write 0x4321 to **LOCK.ULK** 0x40
- 3: Write 1 to **CTRL.STOP** 0x44

The unlock is only for 1 write access. After 1 write access, it will automatically lock again. First, write the 1st unlock key word. Then write the 2nd unlock key word, immediately followed by the write to the control register. Writing the 1st unlock key word sets a 1st flipflop. After the 1st flipflop has been set, writing the 2nd unlock key word sets a 2nd flipflop. When both flip flops are set, the control register may be modified. Please note that any register access after the 2 key flip flops have been set, clears the 2 key flipflops. When the 1st key flipflop has been set, and that is followed by any access that is not writing the 2nd unlock key, the 1st key flipflop is cleared again.

The PRT's reaction to the first variant of the STOP command depends on its current activity (**STAT.ACT**). When the current activity of this node is Idle, it switches its activity to its inactive state immediately and stop all CAN operation. When the current activity is either Receiver or Transmitter, it continues that activity, and it sets the status flag **STAT.STP** to show that it is waiting for end of the actual message after a **CTRL.STOP** command. If no TX\_MSG sequence is already started, the PRT clears TX\_MSG\_WREADY and keep it cleared until all CAN operation is stopped. As soon as the current reception or transmission is finished (either successfully or in failure) the PRT reports the result of that transfer to the MH, clears the status flag **STAT.STP**, clears ENABLE, switches its activity to its inactive state, and stops all CAN operation. The PRT does not start another reception or transmission until it is started again.

The second variant of the **STOP** command is asserted this way:

Step Write data to Register at Address

- 1: Write 0x1234 to **LOCK.ULK** 0x40
- 2: Write 0x4321 to **LOCK.ULK** 0x40
- 3: Write 1 to **CTRL.IMMD** and 1 to **CTRL.STOP** 0x44
- 4: Write 1 to **CTRL.SRES** 0x44

The PRT's reaction to the second variant of the STOP command is to switch its activity to its inactive state immediately, to stop all CAN operation, and to set its **CAN\_TX** output to 1 and to clear **ENABLE**. When the current activity was Transmitter, the PRT aborts that transmission. When the current activity was Receiver, it aborts that reception. Both interfaces with the MH are reset, outstanding transactions are discontinued. If this happens while an RX\_MSG sequence was ongoing, this sequence is discontinued with the ABORT code. The PRT does not start another reception or transmission until it is started again.

When the PRT is stopped, it sets the **ENABLE** output to 0.

The CAN protocol operation stops automatically on the following conditions:

When the node enters the CAN protocol's Bus-Off state, unexpected Start of Sequence transaction during TX\_MSG sequence detected.

Note: Detecting an Unexpected Start of Sequence (USOS) indicates a mis-synchronization between PRT and MH that requires a restart.

When the CAN protocol operation is stopped, it is started by writing 1 to **CTRL.STRT**. This does not require an unlocking sequence.

When the CAN protocol operation was stopped because the PRT entered the CAN Bus\_Off state, the start command (writing 1 to **CTRL.STRT**) causes the PRT to perform the CAN Bus\_Off Recovery Sequence before it is again able to participate in CAN communication. If maximum retransmission count is reached in MH exactly when PRT enters Bus\_Off state, then chances are that the last message is not dropped and can be retransmitted when PRT is restarted. To avoid this, when PRT is restarted after Bus\_Off, MH should also be restarted by resetting and setting the bit **MH\_CTRL.MH\_ENABLE**.

The CAN Bus\_Off Recovery Sequence (see ISO 11898-1:2024) cannot be shortened by starting or stopping the PRT. If the PRT goes Bus\_Off, it will set **STAT.BO** bit and it will, of its own accord, stop all bus activities. Once the PRT has been started again, the PRT clears **STAT.TEC**, **STAT.RP**, **STAT.REC** and **STAT.EP** but it will keep **STAT.BO**.

The PRT will then wait for 129 occurrences of Bus Idle (129 \* 11 consecutive recessive bits) before resuming normal operation. The PRT uses the Receive Error Counter (**STAT.REC**) to count the occurrences of Bus Idle. Additionally, each time a sequence of 11 recessive bits has been monitored, a Bit0 Error (**EVNT.B0E**) is reported, enabling the host to readily check-up whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the progress of the Bus\_Off

recovery sequence. When the last-but-one sequence of 11 recessive bits has been monitored, **STAT.RP**, and **STAT.EP** are set and **STAT.REC** is at 0x7F. When the last sequence of 11 recessive bits has been monitored, the end of the Bus\_Off recovery sequence is reached and **STAT.TEC**, **STAT.RP**, **STAT.REC**, **STAT.EP** and **STAT.BO** will all be reset. The PRT switches into idle state.

#### 1.6.6.10 Reaction on Exceptions at the TX\_MSG and RX\_MSG Interfaces

##### 1.6.6.10.1 MH Requests a Message with Invalid Frame Format in Header

This is detected when the requested transmit frame format is disabled in the configuration register (see **MODE.FDOE**, **MODE.EFDI**, or **MODE.XLOE**) or there is an internal contradiction in the header content of that frame. On the detection of this condition, the PRT ends the **TX\_MSG** sequence with the response code HFI, generate a pulse on the **IFF\_RQ** interrupt output and it does not transmit that message.

##### 1.6.6.10.2 MH Intentionally Aborts TX\_MSG Sequence

If the ABORT command is given with the second transaction of the **TX\_MSG** sequence, the PRT does not start the transmission. If the ABORT command is given after the second transaction of the **TX\_MSG** sequence, the PRT sets an internal flag that causes the FCRC bits of that transmission to be transmitted inverted. This internal flag is cleared at the end of the transmission. In both cases, the PRT generates a pulse on the **ABORTED** interrupt output and the ongoing **TX\_MSG** sequence is finished.

##### 1.6.6.10.3 Data Underrun Condition in TX\_MSG Sequence Detected

This is detected when the ongoing transmission on the CAN bus needed another **TX\_MSG** data word but that word was not provided in time. On the detection of this condition, the PRT continues the transmission (to avoid disturbing the message schedule on the CAN bus), but the PRT generates a pulse on the **TX\_DU** interrupt output and the PRT sets an internal flag that causes the FCRC bits of that transmission to be transmitted inverted (to avoid the acceptance of a message containing invalid data). This internal flag is cleared at the end of the transmission. In case of a Data Underrun, the ongoing **TX\_MSG** sequence finishes with the code DU when the MH transfers the missing data word. After the end of the transmission, **TX\_MSG\_WREADY** is asserted again to accept the following **TX\_MSG** Sequence (starting again with W0).

##### 1.6.6.10.4 Unexpected Start of Sequence Detected

This is detected when the PRT receives a **TX\_MSG** transaction marked as Start of Sequence before a previously started **TX\_MSG** sequence has ended. This indicates that MH and PRT operate out-of-phase. On the detection of this condition, the PRT generates a pulse on the **USOS** interrupt output and the PRT stops CAN protocol operation. Afterwards, the PRT needs to be restarted under software control by writing 1 to **CTRL.STRT**.

##### 1.6.6.10.5 Data Overflow Condition in RX\_MSG Sequence Detected

This is detected when, during an ongoing reception, the MH has not acknowledged an **RX\_MSG** data word in time. On the detection of this condition, the PRT generates a pulse on the **RX\_DO** interrupt output and the PRT ends such an **RX\_MSG** sequence via a subsequent transfer with code DO. This transfer with code DO must be acknowledged by the MH before the PRT can start a new **RX\_MSG** sequence.

#### 1.6.6.11 Controlling the Module's Clock Input

The PRT has two clock inputs, **CLK** and **CLK\_APB**. **CLK** is the clock input of the PRT excluding its **REG\_APB** interface, while **CLK\_APB** is the clock input of the PRT's **REG\_APB** module. Both clocks are synchronous to each other, driven from the same source. The difference between the two clocks is that **CLK\_APB** must be always active (to keep the **REG\_APB** interface operational), but **CLK** may be switched off (gated) while the PRT is stopped, e.g., when no CAN communication is needed.

The recommended clock frequency for CAN XL operation is 160 MHz.

The recommended clock frequency for CAN FD operation only is 80 MHz.

The function of the PRT does not depend on a particular duty-cycle of the clock, i.e., it reacts only on rising clock edges.

The duration of the clock high pulse may vary between 10% and 90% of the clock period during operation.

The PRT's input signal **CLOCK\_ACTIVE** shows whether the clock input **CLK** of the PRT is active. The actual value of the **CLOCK\_ACTIVE** input signal is always readable from the status bit **STAT\_CLKA**, even when **CLK** is not active. The signal **CLOCK\_ACTIVE** does not control the PRT's function, it provides only status information, coming from a clock multiplexer outside of the PRT.

While **CLK** is not active, the PRT has no function and cannot be started. **CLK** must be reactivated before the PRT needs to be started again.

#### 1.6.6.12 Fault Injection Module

The PRT's Fault Injection Module FIM shall be able to invert one specific bit in a transmitted frame in order to check the reaction of a CAN system to a faulty CAN frame. This specific bit shall be selected by FIMC.FIP. For this purpose, all bits in a frame shall be counted, including stuff bits and fixed format bits, starting with zero at the start of frame bit.

The FIM shall be enabled by setting MODE.FIME to 0b1. The FIM shall require a specific activation for each fault injection to be performed. When FIM is enabled, it shall be activated by writing the fault injection position number to FIMC.FIP. It shall not be possible to activate the FIM while the FIM is disabled (MODE.FIME is 0b0).

The status flag STAT.FIMA shall be set to 0b1 when the FIM is activated, it shall be set to 0b0 when the FIM is deactivated. While the FIM is activated, it shall not be possible to change to FIMC.FIP.

Each time a bit in a transmitted frame has been inverted by the FIM and each time the transmission of a message with W1.FIR = 0b1 (See section TX Message Header Definition in section 1.5 Message Handler) ended successfully without bit inversion, the FIM shall de-activate itself and STAT.FIMA shall be cleared.

The FIM shall invert bits only in transmitted frames for which in the second TX\_MSG word the bit W1.FIR is set and when the FIM is activated before the second TX\_MSG word is transferred to the PRT.

When the FIM is active and the transmission of a message with W1.FIR = 0b1 is requested, the specific bit numbered by FIMC.FIP shall be inverted during the transmission of that message. All bits in the transmitted frame, including format bits, dynamic and fixed stuff bits shall be considered when selecting a bit for inversion. The numbering of bits in a frame shall start with FIMC.FIP = 0x0000 for the start-of-frame bit. No bit shall be inverted when the transmitted frame has less bits than indicated by FIMC.FIP.

Internally, the PRT shall treat each intentionally inverted bit as if it had been transmitted non-inverted, meaning it does not treat it as a bit error and it does not use the inverted value for CRC calculation or stuff bit generation.

#### 1.6.6.13 Transceiver Interface

The CAN bus is usually implemented as a twisted-pair bus line, its bus wires called CAN\_H and CAN\_L. An analog CAN transceiver device is connected to the CAN bus, interfacing between the bidirectional CAN bus wires and the CAN protocol controller's unidirectional, digital serial input and output signals. The future CAN XL transceivers will need to switch between two operating modes during the transmission of a CAN XL message. The switching control is coded into signals between protocol controller and transceiver. The coding is implemented inside dedicated PWME module inside PRT, see figure PRT Block Diagram.

The transceiver's RxD output is connected to the PRT's CAN\_RX input. This asynchronous input signal is synchronized to the CAN clock by routing it through two synchronizer-FFs. This delay of two clock cycles is part of the input delay for the calculation of the propagation segment length of the CAN bit time. The CAN bit time configuration is only functional if the following conditions are fulfilled:

- a)  $((NTSEG1+1) \times (BRP \times CLK\_period))$  is larger than the transmitter loop delay
- b)  $((DTSEG1+1) \times (BRP \times CLK\_period))$  and  $((XTSEG1+1) \times (BRP \times CLK\_period))$  are larger than the transmitter loop delay or transmitter delay compensation is enabled.

The connection from the PRT to the transceiver is through the PWME module (Pulse Width Modulation Encoder, specified in [2]). In CAN XL communication using a transceiver with switchable operating modes, the PWME controls the operating mode of the transceiver, to switch it into the CAN XL data phase modes for transmissions as well as receptions and back. The PWME\_CFG configuration data consists of PCFG.PWMO, PCFG.PWML, and PCFG.PWMS, it is an 18-bit vector concatenating the three 6-bit vectors from PCFG.PWMO[5] down to PCFG.PWMS[0]. The appropriate switching times are signaled by the PRT via its outputs XLT (see [2], chapter 7.2.4), D\_TX (see [2], chapter 7.2.5) and D\_RX (see [2], chapter 7.2.6).

The PWME function is controlled by the following signals in the PRT: *PWME\_CFG*, *XLT*, *D\_TX*, *D\_RX*, and *CAN\_TX*.

##### 1.6.6.13.1 PWME Module

The function and the configuration of the PWME module (Pulse Width Modulation Encoder) will be specified in [2].

According to the currently known PWME concept, the function will be as follows:

When transceiver mode switching is disabled (**MODE.XLTR = 0**) and outside a CAN XL frame's data phase, the PWME's *CAN\_TX* input is directly connected to the PWME's TxD output.

When transceiver mode switching is enabled (**MODE.XLTR = 1**), the PWME's *CAN\_TX* input signal is coded during a CAN XL frame's data phase, to generate the PWME's TxD output signal.

The transceiver decodes the coded TxD signal, to extract both the signal to be transmitted on the CAN bus and the required transceiver operating mode.

The protocol controller signals the required transceiver operating mode to the PWME module via the three PWME input signals *XLT*, *D\_Tx*, and *D\_Rx*.

When transceiver mode switching is enabled (**MODE.XLTR = 1**), *XLT* is set to 1 from the *XLF* bit of a CAN XL frame until the end of that frame.

In transmitted CAN XL frames, *D\_Tx* is set to 1 at the beginning of the ADH bit and to 0 at the beginning of the DAH bit or when that frame is disturbed.

In received CAN XL frames, *D\_Rx* is set to 1 at the beginning of the ADH bit and to 0 at the beginning of the DAH bit or when that frame is disturbed.

In transmitted CAN FD frames, *D\_Tx* is set to 1 at the beginning of the data phase and to 0 at the end of the data phase or when that frame is disturbed.

Configuration data needed for the correct PWM coding are provided via the PWME's *PWME\_CFG* input.

When no transceiver mode switching is required, that allows an alternative (empty) implementation of the PWME module where its *CAN\_TX* input is directly connected to its TxD output.

### 1.6.6.13.2 Connection to the Transceiver

The connection between a CAN module inside a  $\mu\text{C}$  and an external CAN transceiver may use dedicated pins, but is usually wired via selected GPIO ports, which are used as generic GPIO pins (see figure below) when the CAN-function is not needed.





Figure 22. Generic GPIO Ports

General Purpose Input Output ports have a configurable direction, a writable output value, and a readable input value. The Direction FF enables the tristate output driver while the Output FF controls input of the output driver. The port's input value is synchronized to the clock of the peripheral logic in order to make it readable from the Input value FF. The direction, output, and input value FFs of several GPIO ports are usually collected in registers that are accessible via the  $\mu\text{C}$ 's peripheral bus.

GPIO ports selected for CAN communication, to be connected to the transceiver's RxD and TxD pins, need two additional features, marked blue in figure below.



**Figure 23. CAN XL Transceiver Interface Ports**

The input value of the GPIO port selected as RxD is routed directly to the CAN-module's input CAN\_RX, without synchronization to the peripheral clock. The direction of the GPIO port is set to input.

The direction of the GPIO port selected as TxD is set to output. A multiplexer in the GPIO logic allows the input of the TxD port's output driver to be directly driven by the PWME module's serial transmit output TxD or, when no PWME module is implemented, by the CAN module's serial transmit output CAN\_TX.

When transceiver device and protocol controller are integrated together, the GPIO pins and the PWME module are omitted and the transceiver device is directly connected to the protocol controller's CAN\_RX, CAN\_TX, XLT, D\_Rx and D\_Tx pins.

### 1.6.6.14 Hardware Timestamping

#### 1.6.6.14.1 Timestamping Function

Timestamps are captured for each transmitted or received message, captured at either the sample point of the start of frame bit of the message or at the sample point of the bit when the message becomes valid at the end of the frame. The capture position is defined by the configuration bit MODE.SFS.

When a timestamp is to be captured, the Protocol Controller toggles its capture output signal CAPTURE.

The Protocol Controller's input signal TIMESTAMP is a 64-bit value, captured outside the Protocol Controller in a dedicated CDC and capture module (see figure PRT Block Diagram).

Timestamps for transmitted messages are reported via TX\_MSG after the message has been successfully transmitted.


Timestamps for received messages are reported via RX\_MSG after the message has been successfully received.

#### 1.6.6.14.2 Time Base Capturing and Clock Domain Crossing

The external time base is typically a timer inside the host controller, but it may also come from some other peripheral module. Since the host controller and other peripherals typically operate in other clock domains than the PRT, the functions of clock domain crossing and capturing is combined in a CDC & Capture module where the actual value of the time base (Host clock domain or timebase clock domain) is captured each time the PRT's CAPTURE output (CLK clock domain) toggles, see previous chapter. The captured value is provided to the PRT as the signal TIMESTAMP.

The Time Base is a 64-bit value, generated by one of the Host's timer modules, it is used for hardware timestamping of CAN messages. The Time Base need not to be in the CLK clock domain. A dedicated CDC and capture module (see Block Diagram) operate in the CAN clock domain. It synchronizes the Protocol Controller's CAPTURE output signal into the host clock (or timebase clock) domain, and it captures the Time Base each time the synchronized CAPTURE\_C2H signal toggles. The captured Time Base value is provided, as the TIMESTAMP signal, to the Protocol Controller. The TIMESTAMP signal is updated within up to 16 clk cycles after the toggling of the CAPTURE output and it remains static until next time the CAPTURE output toggles.

An example for such a CDC and capture module is shown in figure below.



**Figure 24. Example for Timebase CDC and Capture Module**

#### 1.6.6.15 Trace and Debug

The hardware test mode functions are disabled by the software reset of the PRT. The status flag TEST.HWT shows whether the hardware test mode functions are enabled.

When the hardware test mode functions are disabled, all bits of TEST are cleared with the exception of RXD. Enabling the hardware test mode functions (see chapter "Hardware Test Functions") requires the application of the test mode key sequence. The test mode key sequence consists of three consecutive write accesses, not interrupted by other accesses via REG\_APB:

StepWrite data to Register at Address

- 1: Write 0x6789 to LOCK.TMK at Address 0x40
- 2: Write 0x9876 to LOCK.TM at Address K0x40
- 3: Write 1 to CTRL.TEST0x44

The hardware test mode functions enable the host to directly control the values driven at the transceiver interface pins, to read the actual transceiver RxD output, and to transmit messages in a loop-back mode where all transmitted messages are also reported through the RX\_MSG interface as received messages.

The CAN\_RX input (output signal of the transceiver) is always readable at RXD

The CAN\_TX output control TXC offers four options:


- 0b00: Normal function of CAN\_TX
- 0b01: Normal function of CAN\_TX, CAN\_RX is ignored (for message loop-back mode)
- 0b10: CAN\_TX output set to 0 and XLT output set to 0
- 0b11: CAN\_TX output set to 1 and XLT output set to 0

When LBCK is set, the PRT operates in the message loop-back mode. In message loop-back mode, the PRT reports transmit messages (requested through the TX\_MSG interface) via RX\_MSG as received messages. The transmit messages are encoded and decoded bitwise inside the PRT, but a transmitted message is treated as successfully transmitted even if it does not get ACK. When the host sets LBCK to 1, it also sets TXC to either 0b01 or to 0b11 to control whether messages transmitted in the message loop-back mode are visible at the transceiver pins. In the message loop-back mode with TXC set to a value > 0b00, the actual CAN\_RX input (output signal of the transceiver) is ignored by the PRT.

When the host sets TXC=0b11 in the message loop-back mode, the PRT keeps the CAN\_TX output at 1 and loops back its internal serial output signal to its internal serial input signal. With this configuration, the loopback transmission does not disturb a CAN bus system connected to its transceiver.

When the host sets TXC=0b01 in the message loop-back mode, the PRT drives the frame bits at its CAN\_TX output. In this case, the PRT loops back its internal serial output signal to its internal serial input signal, so it is not able to perform an arbitration or to react on bit errors on the CAN bus.

### 1.6.7 Application Information



**Figure 25. Overview of Transmitter Delay Compensation**

The Transmitter Delay Compensation TDC is needed for applications where the bit rate in the CAN FD or CAN XL data phase is so high (and therefore the data bit time so short) that the transmitter loop delay prevents the node from a meaningful bit error check at the Sample-Point.

The transmitter loop delay is the time from the CAN\_TX output at the start of the transmitted bit through (if used) the PWM Encoder, then through the transceiver to the CAN bus and back through the transceiver to the CAN\_RX input and through the input synchronization.

Any two CAN nodes may have a systematic phase-shift to each other by the amount of the sum of the transmitter loop delay and the bus line delay between the two nodes.

The CAN arbitration mechanism and the acknowledge signaling function require that the time from the start of a bit at the synchronization segment to the bit's Sample-Point must be at least twice that systematic phase shift. This defines the required length of the bit's propagation segment. The two phase-buffer segments and the resynchronization mechanism remain to compensate for the oscillator frequency differences between the nodes.

In CAN Classic and in arbitration phase bit timing, the propagation segment is necessary and raises the minimum length of the bit time and therefore limits the achievable bit rate.

The CAN arbitration mechanism and the acknowledge signaling function are not used in the data phase of CAN FD or CAN XL, so in that phase no propagation segment is needed. When error signaling is enabled, the transmitter still needs to check for bit errors while operating in the data phase, this means that the time from the start of a bit at the synchronization segment to the bit's Sample-Point must be longer than the transmitter loop delay. For this calculation, the phase-buffer segment before the Sample-Point is included since here only the bits generated from the node's own local clock are regarded, no clock tolerances need to be considered.

When the transmitter loop delay is longer than the time from the start of the bit to the Sample-Point, the TDC mechanism needs to be enabled and the bit error check is then delayed to the time of the Secondary-Sample-Point, where the delayed input signal has arrived.

As shown in the TDC overview figure, the position of the Secondary-Sample-Point is not inside the transmitted bit, but inside one of the following Tx-bits. The TDC measures the delay in each transmitted FD or XL frame before it switches into the data phase. There may be small differences between successive measurement results due to changes in voltage, temperature, or input synchronization jitter. The measured delay (green line in the figure) shows the phase shift between the start of a transmitted bit at the Tx-output to the start of the same bit seen at the Rx-input of the PRT. The TDC offset (magenta line in the figure) needs to be configured to place the SSP at a position inside the same bit seen at the Rx-input. When the TDC detects a bit error at the SSP position, this information will be processed by the PRT at the following regular Sample-Point. The optimum position of the SSP inside that bit depends on the analyzed properties of the physical layer. The length of the recessive and the dominant bits may become asymmetric due to signal reflections and the different driving strengths. When transceivers are used that drive more symmetric signal shapes (e.g., CAN SIC or CAN SIC XL types), the position of the SSP should be in the middle of the received bit. The TDC offset configuration must always be below the length of a data-phase bit time.

Usual CAN SIC transceivers have a maximum Tx-input to Rx-output delay of 190ns. Together with a digital delay of three clock periods, this results in a maximum transmitter loop delay of 209ns (160 MHz clock) or 228ns (80 MHz clock). Other transceivers, especially those including galvanic isolation, have longer delay times and require TDC even at lower bit rates.

CAN SIC transceivers are specified for bit rates up to 8 MBit/s (125ns bit time). For higher bit rates, CAN SIC XL transceivers are needed that operate in a dedicated XL mode during the data phase. TDC is not needed for these higher bit rates because the CAN XL protocol specifies that error signaling, and bit error checking are disabled when the transceiver is switched into the XL mode. So 125ns is the shortest bit time to be considered for the TDC mechanism.

At the Secondary-Sample-Point, the TDC mechanism compares the actual value of the Rx-input signal with a stored value of the Tx-output signal. For this purpose, the TDC stores the last nine transmitted bits in a shift register. To select the correct shift register cell (or the current Tx-bit), to be compared to the Rx-input value at the SSP, the TDC divides the SSP position (STAT.TDCV, number of clock periods after the start of the bit) by the length of one bit time in the data phase (calculated number of clock periods from the configuration of NBTP.BRP and DBTP or XBTP). This limits the transmitter loop delay that can be compensated to at most 10 bit times. With the shortest bit time of 125ns (8 MBit/s), this is 1250ns. At 5 MBit/s, the limit is 2000ns.

The second limitation for the maximum loop delay compensation comes from the calculation range. The TDC operates with a resolution of clock cycles in the range of 8 bit, so the latest SSP position is 255 clock cycles after the start of the Txbit, 1593ns (160 MHz clock) or 3187ns (80 MHz clock). The maximum distance between two SSPs is also 255 clock cycles, so the maximum length of a data phase bit may not exceed the number 255. When TDC is used, NBTP.BRP must be configured to a value of 0x00 or 0x01.

The length of a CAN FD data bit time is  $(\text{NBTP.BRP} * (\text{DBTP.TSEG1} + \text{DBTP.TSEG2} + 3))$  clock cycles.  
The length of a CAN XL data bit time is  $(\text{NBTP.BRP} * (\text{XBTP.TSEG1} + \text{XBTP.TSEG2} + 3))$  clock cycles.

The CAN XL protocol specification requires that node shall be able to compensate transmitter delays of at least 95 clock cycles, which is 593,75ns (160 MHz clock) or 1187.5ns (80 MHz clock).

When the transmitter loop delay is indeed at 95 clock cycles (upper range as required by protocol specification), this results in an upper limit for the configuration range of the TDC offset (DBTP.DTDCO or XBTP.XTDCO) to the number 160 (255 - 95). In systems with shorter transmitter loop delays, the TDC offset may be configured to a higher value. The TDC mechanism can compensate longer transmitter loop delays than 95 clock cycles, as long as the sum of the measured delay and the configured TDC offset does not exceed the number 255.

## 1.6.8 Verification and Validation Requirements

Not applicable.

## 1.6.9 Detailed Design Information

### 1.6.9.1 Port Description

Table 92. Port List (page 1 of 3)

Signal	Bit width	I/O	Description	Active level	Clock domain
<b>CLOCK and RESET</b>					
CLK	1	I	Clock input of the PRT	na	na
CLK_APB	1	I	Clock input of the PRT's REG_APB module, same domain as CLK	na	na
CLOCK_ACTIVE	1	I	Shows whether Clock input of the PRT is active	na	na
RESET_N	1	I	Module reset, externally synchronized to CLK domain	Low	CLK_APB
<b>TIMESTAMP INTERFACE</b>					
CAPTURE	1	O	Capture trigger for time base	na	CLK
TIMESTAMP	72	I	Time base captured as time stamp for CAN message	na	CLK
<b>CONFIGURATION INTERFACE</b>					
ONLY_CC	1	I	Restricts the PRT to Classical CAN frame format	High	na
ONLY_CC_FD	1	I	Restricts the PRT to Classical CAN and CAN FD frame formats	High	na
NO_SAFETY_NO_CTM	1	I	When set to 1, Time Stamp Parity check is disabled in PRT	High	na
<b>TX_MSG INTERFACE, see [4]</b>					
TX_MSG_WVALID	1	I	Write data valid	High	CLK
TX_MSG_WDATA	32	I	Write data	na	CLK
TX_MSG_WUSER	2	I	Write user code to control the sequence	na	CLK
TX_MSG_WREADY	1	O	Write ready from PRT	High	CLK
TX_MSG_BVALID	1	O	Response data valid	High	CLK
TX_MSG_BUSER_STATUS	3	O	Response user data status	na	CLK
TX_MSG_BUSER_TS	64	O	Response user data timestamp	na	CLK
TX_MSG_BREADY	1	I	Response ready from MH	High	CLK
<b>RX_MSG INTERFACE, see [4]</b>					
RX_MSG_WVALID	1	O	Write data valid	High	CLK
RX_MSG_WDATA	32	O	Write data	na	CLK
RX_MSG_WUSER	3	O	Write user data	na.	CLK
RX_MSG_WREADY	1	I	Write ready	High	CLK
<b>MISC SIGNALS</b>					
ENABLE	1	O	Serial CAN Bus Communication enabled	High	CLK
SP_BEFORE_DOM_REC_E DGE	1	O	Indicates the correct sampling of the arbitration phase	High Pulse	CLK
<b>TRANSCEIVER INTERFACE</b>					
CAN_RX	1	I	Serial CAN receive input from Transceiver	na	na
TXD	1	O	Serial CAN transmit output to Transceiver	Low	CLK

Table 92. Port List (page 2 of 3)

Signal	Bit width	I/O	Description	Active level	Clock domain
<i>IS_TRANSMITTER</i>	1	O	Current Transmitter of a CAN frame	High	CLK
<i>GROUP_TR</i>	1	I	Indicates other CAN IP modules sharing the same transceiver currently	High	CLK
<b>INTERRUPT INTERFACE</b>					
<i>BUS_OFF</i>	1	O	Stop of CAN module, either after CTRL.STOP command written or stop due to entering Bus_Off state (STAT.BO=1)	High pulse	CLK
<i>BUS_ON</i>	1	O	Signals starting of CAN module, is set immediately after CTRL.STRT command is written (this is also the case if CAN module was in Bus_Off state (STAT.BO=1))	High pulse	CLK
<i>E_PASSIVE</i>	1	O	Switching from Error-Active to Error-Passive	High pulse	CLK
<i>E_ACTIVE</i>	1	O	Switching from Error-Passive to Error-Active	High pulse	CLK
<i>BUS_ERR</i>	1	O	Error detected on CAN bus or Protocol Exception Event detected	High pulse	CLK
<i>RX_EVT</i>	1	O	Received a valid message	High pulse	CLK
<i>TX_EVT</i>	1	O	Successfully transmitted a message	High pulse	CLK
<i>IFF_RQ</i>	1	O	MH Requests a Message with Invalid Frame Format in Header	High pulse	CLK
<i>RX_DO</i>	1	O	Data Overflow condition in RX_MSG sequence detected	High pulse	CLK
<i>TX_DU</i>	1	O	Data Underrun condition in TX_MSG sequence detected	High pulse	CLK
<i>USOS</i>	1	O	Unexpected Start of Sequence during TX_MSG sequence detected	High pulse	CLK
<i>PRT_STOP_IMMD_REQ</i>	1	I	Indicates that PRT is stopped	High	CLK
<i>ABORTED</i>	1	O	TX_MSG sequence stopped by TX_MSG_WUSER code ABORT	High pulse	CLK
<i>TS_PARITY_ERR_INT</i>	1	O	Time Stamp Parity Error for TX and RX Path; it is checked when NO_SAFETY_NO_CTM is 0	High Pulse	CLK
<b>HARDWARE DEBUG PORT</b>					
<i>CAN_TX</i>	1	O	Serial CAN transmit output to PWME	Low	CLK
<i>D_TX</i>	1	O	Data Phase of transmitted frame active	High	CLK
<i>D_RX</i>	1	O	Data Phase of received frame active	High	CLK
<i>XLT</i>	1	O	Indicates an XL frame with transceiver mode switching is active	High	CLK
<i>SAMPLE_POINT</i>	1	O	CAN Sample Point	High pulse	CLK
<i>RX_TSS</i>	1	O	Status flag indicating that XS_CAN IP is receiver when another XS_CAN IP sharing the same transceiver is transmitting.	High	CLK

Table 92. Port List (page 3 of 3)

Signal	Bit width	I/O	Description	Active level	Clock domain
STAT_ACT	2	O	Actual value of register STAT.ACT (see register description)	na	CLK
<b>HOST INTERFACE (APB_REG)</b>					
REG_APB_PADDR	8	I	Address	na	CLK_APB
REG_APB_PSEL	1	I	Select bit	High	CLK_APB
REG_APB_PENABLE	1	I	Enable bit	High	CLK_APB
REG_APB_PWRITE	1	I	Read or write bit	High	CLK_APB
REG_APB_PRDATA	32	O	Read data	na	CLK_APB
REG_APB_PWDATA	32	I	Write data	na	CLK_APB
REG_APB_PREADY	1	O	Used to extend an APB transfer by the Completer	High	CLK_APB
REG_APB_PSLVERR	1	O	Slave error	High	CLK_APB
REG_APB_PPROT	3	I	Protection unit support for reg_apb	na	CLK_APB
REG_APB_PSTRB	4	I	Write strobes for reg_apb	High	CLK_APB

### 1.6.10 PWME - Pulse Width Modulation Encoder

This document describes the PWME, the Pulse Width Modulation Encoder, and its interfaces with the CAN XL Protocol Controller and the CAN transceiver.

#### 1.6.10.1 Overview

PWME is the Pulse Width Modulation Encoder build in the XS\_CAN.

#### 1.6.10.2 Features

PWM encoding as specified in [2]

#### 1.6.10.3 Block Diagram

Figure “PWME overview” shows the PWME and its interfaces with the CAN XL Protocol Controller and the CAN transceiver.




Figure 26. PWME Overview

#### 1.6.10.4 Hardware Interface

Pin	Name	I/O	Description
TXD		O	Serial CAN transmit output to Transceiver

1.6.10.5 Software Interface

1.6.10.5.1 PWME Configuration (PWME\_CFG)

The PWME\_CFG contains the parameters needed for the PWM encoding (as defined in [2]) in the PWME module. PWME\_CFG is assigned from PRT.PCFG register in PRT module. The PWME\_CFG signal may not change its value while the PRT is started, i.e., while CAN frames can be received and transmitted.

- PRT.PCFG[5:0] => PWME\_CFG[5:0]
- PRT.PCFG[13:8] => PWME\_CFG[11:6]
- PRT.PCFG[21:16] => PWME\_CFG[17:12]

Table 93. PWME Configuration

Bits	Config	Description
[17:12]	PWMO[5:0]	PWM Offset
[11:6]	PWML[5:0]	PWM phase Long
[5:0]	PWMS[5:0]	PWM phase Short

Valid values for the PWM phase Short **PWMS** are 0x00-0x3F. The actual interpretation of this value is that the PWM short phase length is (**PWMS + 1**) clock cycles long.

Valid values for the PWM phase Long **PWML** are 0x00-0x3F. The actual interpretation of this value is that the PWM long phase length is (**PWML + 1**) clock cycles long.

The PWM symbol length is the sum of PWM short phase length and PWM long phase length (**PWMS + PWML + 2**) clock cycles.

Valid values for the PWM Offset **PWMO** are 0x00-0x3F. PWMO shall always be smaller than the PWM symbol length (**PWMO < PWMS + PWML + 2**).

1.6.10.6 Functional Description




Figure 27. PWME Block Diagram

PWME implements the PWM encoding as specified in [2]. When transceiver mode switching is enabled, the PWME encodes the CAN\_TX input signal during a CAN XL frame’s data phase and during ADH bit, to generate the PWM encoded output signal TXD.

The output of the PWM Logic is registered by the Flip Flop TXD\_PWME. An active Reset sets this Flip Flop TXD\_PWME to one.

All Flip Flops in the PWME change their value with the rising edge of CLK.

### 1.6.10.6.1 Transparent Mode

While XLT is passive or both D\_RX and D\_TX are passive, the PWME interface behaves transparent between CAN\_TX input and TXD output.

This Mode is independent of Reset.

### 1.6.10.6.2 PWM encoded Mode

While XLT is active, the TXD output is PWM encoded for a transmitting node while D\_TX is active and for the receiving node while D\_RX active.

The PWM encoded TXD output has one CLK cycle delay (internal processing delay) relative to the bit boundaries on CAN\_TX input.

#### 1.6.10.6.2.1 Transmitting Mode

When the PWME detects an edge from passive to active on D\_TX and if XLT is active, then the PWME drives a LOW level on TXD for one PWM Offset time.

With expiration of the PWM Offset time the TXD output drives 2 consecutive PWM\_0 symbols. From there onwards all following PWM symbols follow the CAN\_TX input.

When D\_TX is passive or XLT is passive the PWME switches back to transparent behavior regardless of the actual PWM phase.

#### 1.6.10.6.2.2 Receiving Mode

When the PWME detects an edge from passive to active on D\_RX and if XLT is active, then the PWME drives consecutive PWM\_1 symbols without a leading Offset time.

When D\_RX is passive or XLT is passive the PWME switches back to transparent behavior regardless of the actual PWM phase.

### 1.6.10.6.3 Multiplexer switching

To avoid glitches on the TXD output, the multiplexer before the TXD output shall switch only, when both input signals (CAN\_TX and TXD\_PWME) are stable.

In Transparent Mode the Flip Flop TXD\_PWME takes over the value of CAN\_TX.

Switching from CAN\_TX Input to TXD\_PWME Flip Flop (Receiving Node):

The select input of the multiplexer changes with the passive to active edge of D\_RX.

During this first CLK cycle after the D\_RX signal edge, the multiplexer input signals CAN\_TX and TXD\_PWME have both the logical value one.

Due to the internal processing delay of one CLK cycle, the signal TXD\_PWME keeps its value constant for one more CLK cycle after the D\_RX signal edge.

Switching from CAN\_TX Input to TXD\_PWME Flip Flop (Transmitting Node):

The select input of the multiplexer changes two CLK cycles after the edge between XLF-Bit to resXL-Bit. During this time the multiplexer input signals CAN\_TX and TXD\_PWME have both the logical value are zero.

The Flip Flop TXD\_PWME takes over the value of CAN\_TX (one CLK cycle delay) until up to the point in time, when PWM encoding starts.

PWM encoding starts earliest one CLK cycle after the following bit boundary.

Switch back to CAN\_TX Input (Transparent):

The select input of the multiplexer changes one CLK cycle after the active to passive edge of D\_RX or respectively D\_TX.

At this time CAN\_TX is stable and TXD\_PWME is clamped to its previous value. The values of CAN\_TX and TXD\_PWME may differ.

### 1.6.10.7 Safety Mechanisms

Not applicable.

### 1.6.10.8 Application Information

Not applicable.

### 1.6.10.9 Integration Guidelines

Not applicable.

### 1.6.10.10 Verification and Validation Requirements

Not applicable.


## 1.7 MH-PRT Interface

### 1.7.1 Introduction

The CAN XL Protocol Controller (PRT) is a kind of a bridge between the serial CAN Bus and the 32 bit Message Buses. The PRT does not provide internal buffering of frames, so that data has to be transferred by Message Buses in 32 bit slices in real-time while (de)-serialisation on the CAN Bus. Thus, single data transfers at the Message Buses are closely time-synchronised to the schedule at the CAN bus.

The Message Handler (MH) is required to relax the timing requirements of the Message Buses by further buffering of data. Usually such a MH will provide multiple FIFOs for CAN Frames received at the CAN Bus, and vice versa multiple FIFOs/Priority Queues for CAN Frames to be transmitted at the CAN Bus.

This document describes the interfacing between MH and PRT, consisting of the two Message Buses TX\_MSG and RX\_MSG and the discrete signal ENABLE. The other signals are not regarded in this specification and thus they are omitted.



**Figure 28. MH-PRT Block Diagram**

Messages to be transmitted on CAN Bus are transported from the MH to the PRT via point-to-point TX\_MSG Message Bus. Furthermore, status information is exchanged bidirectional, so that transmissions on the CAN Bus are completely handled by that single interface.

Received messages are transported from the PRT to the MH via the point-to-point RX\_MSG Message Bus together with status information. Receptions on the CAN Bus are completely handled by that single interface.

The TX\_MSG and RX\_MSG Messages Buses are independent of each other, each working autonomously. When MH and PRT belong to different clock domains, the Clock Domain Crossing should be done as depicted in Figure 1.

The signal ENABLE is driven by PRT and is used to enable or immediately abort communication via the Message Buses.

The timing calculations in this document are based on following assumptions:

- CAN Classic: 1Mbps bit rate, clock tolerance  $df \leq +/-0.3\%$
- CAN FD: 1Mbps arbitration bit rate & 5Mbps data bit rate, clock tolerance  $df \leq +/- 0.3\%$
- CAN XL: 1Mbps arbitration bit rate & 15Mbps data bit rate, clock tolerance  $df \leq +/- 0.2\%$

### 1.7.2 TX\_MSG

Messages to be transmitted on CAN Bus are transported from the MH to the PRT via point-to-point TX\_MSG Message Bus in a sequence of transactions. Each transaction is an atomic data package, consisting of the request to serialize that data to CAN Bus and the response, if serialisation of this data was successful or not. Therefore, the interface consists of two channels, a Write Data Channel and a Write Response Channel.




Figure 29. TX\_MSG Message Bus

Only the MH initiates transactions. A transaction consists of one transfer on the Write Data Channel (the start of a transaction) and one transfer on the Write Response Channel which completes the transaction.

The assignment between Data and its dedicated Response is defined by order, there are no timing constraints between both channels.

The MH can initiate one new transaction, although there is one outstanding transaction, i.e. the current transaction has not been completed by a response.

The transport of a message requires a sequence of transactions. In the following chapters such TX\_MSG sequences will be explained via chronograms. The next figure gives an introduction how information is illustrated for the Write Data Channel and Write Response Channel.




Figure 30. Introduction to TX\_MSG Chronogram

#### 1.7.2.1 Physical Interface

Table 94. Physical Interface of MH-PRT (page 1 of 2)

Port	MH	PRT	Active	W	Description
<b>TX_MSG Write Data Channel</b>					
TX_MSG_WVALID	OUT	IN	high	1	Write data valid
TX_MSG_WDATA	OUT	IN	na	32	Write data (frame word)
TX_MSG_WUSER	OUT	IN	na	2	Write user data (MH status information)
TX_MSG_WREADY	IN	OUT	high	1	Write data acknowledge

Table 94. Physical Interface of MH-PRT (page 2 of 2)

Port	MH	PRT	Active	W	Description
<b>TX_MSG Write Response Channel</b>					
TX_MSG_BVALID	IN	OUT	high	1	Response data valid
TX_MSG_BUSER_STATUS	IN	OUT	na	3	Response user data (PRT status reports)
TX_MSG_BUSER_TS	IN	OUT	na	64	Response user data (Timestamp)
TX_MSG_BREADY	OUT	IN	high	1	Response data acknowledge

All signals belong to the clock domain of the dedicated module, i.e. MH respective PRT. Optional clock domain crossing is considered as depicted in Figure Block diagram.

**1.7.2.2 TX\_MSG Write Data Channel**

The TX\_MSG Write Data Channel is used to transport information from MH to PRT via two vectors: TX\_MSG\_WDATA transports CAN Frame data in slices of 32 bit words and TX\_MSG\_WUSER provides related status information.

**1.7.2.2.1 TX\_MSG\_WDATA**

Depending on the CAN Frame Format, the first three TX\_MSG\_WDATA words of a sequence have different contents. The bit **T1.FIR** (Fault Injection Request) is not part of the CAN message and is used to control special functions of the PRT.

For CAN XL frames (XLFF):

Table 95. TX\_MSG\_WDATA (CAN XL)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>T0</b>	FDF=1	XLF=1	XTD=0	Priority ID[28:18]										RRS	SEC	VCID[7:0]					SDT[7:0]											
<b>T1</b>		FIR	EFC(host)	0	DLC-XL[10:0]										Message marker (HOST)																	
<b>T2</b>	AF[31:16]															AF[15:0]																

T1 Bit 31: **EFC - Event FIFO control bit** [0 - TX Event FIFO is not stored for this TX message; 1 - TX Event FIFO is stored for this TX message]

T1 Bit 15:0 - **Message Marker**

The third word T2 is used for the AF (Acceptance Field, a 32 bit value).

For CAN FD frames (FBDF, FEDF):-

Table 96. TX\_MSG\_WDATA (CAN FD)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>T0</b>	FDF=1	XLF=0	XTD	Base ID[28:18]										Extended ID[17:0]																		
<b>T1</b>		FIR	EFC(host)	0	0	BRS	ignored				ESI	DLC[3:0]			Message marker (HOST)																	

For CAN Classic frames (CBDF, CEDF, CBRF, CERF):-

EFC - Event FIFO control bit

0 - TX Event FIFO not stored for this TX message

1 - TX Event FIFO is stored for this TX message

Table 97. TX\_MSG\_WDATA (CAN CC)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>T0</b>	FDF=0	XLF=0	XTD	Base ID[28:18]										Extended ID[17:0]																		
<b>T1</b>		FIR	EFC(host)	0	RTR	ignored						DLC[3:0]			Message marker (HOST)																	

1.7.2.2.2 TX\_MSG\_WUSER

The vector TX\_MSG\_WUSER provides status information related to the vector TX\_MSG\_WDATA using the following codes:

Table 98. TX\_MSG\_WUSER Codes

Code Value	Code Name	Description
0	OK	Code for transactions of an ongoing sequence.
1	RESERVED	Do not use, will be interpreted like ABORT until defined otherwise.
2	ABORT	Initiate abortion of current sequence.
3	SOS	Code for the first transaction of a sequence (start of sequence).

The following chronogram shows the usage of all TX\_MSG\_WUSER codes.




Figure 31. Codes of TX\_MSG\_WUSER

1.7.2.2.2.1 Handling of TX\_MSG\_WUSER

The code **ABORT** is allowed for all transactions except the first transaction of a sequence which requires the code **SOS**.

Since the abortion has an impact to the CAN Bus, it should only be used if a serious problem was detected by the MH during an ongoing sequence to prevent the successful transmission of a previously requested message, e.g. due to a descriptor CRC error in a subsequent descriptor.

In the example of Figure 4: Codes of TX\_MSG\_WUSER, the MH starts a sequence with W0 using code **SOS** and requests for an abortion of the sequence with W3 using code **ABORT**.

1) Effect on TX\_MSG Sequence

The transaction with the TX\_MSG\_WUSER code **ABORT** finishes an ongoing TX\_MSG sequence. The time of the response and the response code depend on when the **ABORT** command is given in relation to the requested transmission and to the PRT's ability to accept a new transaction.

If the **ABORT** command is given and accepted before the transmission was started on the CAN bus (e.g. during a reception), the transmission will not be started, and the response **RESTART** is given immediately.

If the **ABORT** command is given and accepted after the transmission was started on the CAN bus, but before the FCRC bits are transmitted, the transmission will be continued with inverted FCRC bits (as specified in 2.3.3.2) and the response **RESTART** is given immediately. The inversion of the FCRC bits makes this transmission invalid for all receivers, avoiding the processing of invalid data.

If the **ABORT** command is given and accepted after the FCRC bits were transmitted, but before the transmission is finished, the transmission will be continued. Even if this transmission is acknowledged on the CAN bus, the **ABORT** command gets the response **RESTART** immediately, the TX\_MSG sequence will not get the response **ACK**. When the already started transmission on the CAN bus is continued after the **ABORT** command is given and accepted, the PRT will not be able to accept further transactions while that transmission is still ongoing.

In all cases, if there are, after the response **RESTART**, still outstanding responses for previous transactions, they will each get the response **WAIT4SOS**, as for a spare transaction.

## 2) Actions of the PRT

If the **ABORT** command is given before the transmission was started on the CAN bus, the PRT will not start the transmission.

If the **ABORT** command is given after the transmission was started on the CAN bus, the PRT will set an internal flag that causes the FCRC bits to be transmitted inverted (as specified in 2.3.3.2). This internal flag is cleared at the end of the transmission.

## 3) Actions of the MH

MH will get feedback **RESTART**

MH shall not start new TX attempt for this message

### 1.7.2.3 TX\_MSG Write Response Channel

The TX\_MSG Write Response Channel is used by PRT to provide status feedback to the MH for each transaction. It will be provided when relevant status information inside PRT has been collected, that belongs to the current TX\_MSG transaction. The status is transported via TX\_MSG\_buser\_status and consist of the following codes:

Table 99. TX\_MSG\_BUSER\_STATUS Codes

Code Value	Code Name	Description
0	OK	Code for transactions of an ongoing sequence.
1	ACK	Initiate stop of current sequence, due to transmission on CAN bus has been completed successfully.
2	RESTART	Initiate stop of current sequence, due to transmission on CAN bus was not successful, e.g. disturbed by error, did not get ACK.
3	USOS	Initiate stop of current sequence, due to USOS (Unexpected Start of Sequence).
4	HFI	Initiate stop of current sequence, due to HFI (Header Format Invalid). HFI can only be given by response R1.
5	DU	Initiate stop of current sequence, due to DU (Data Underrun).
6	WAIT4SOS	When PRT expects a transaction starting a new sequence but TX_MSG_WUSER is not code SOS, then the PRT responds with code WAIT4SOS (Wait for Start of Sequence) and discards the data of the transaction.
7	ARBLOST	Initiate stop of current sequence, due to arbitration on CAN Bus was lost or an RX_MSG sequence has reached the codes TS0 or ABORT, see Error! Reference source not found.. ARBLOST can only be given by response R1.

The timestamp of the CAN Frame is provided by vector TX\_MSG\_BUSER\_TS when TX\_MSG\_BUSER\_STATUS = **ACK**. For all other codes, TX\_MSG\_BUSER\_TS is invalid.

#### 1.7.2.3.1 Code HFI

The bits **T0.XLF**, **T0.FDF**, **T0.XTD** and **T1.RTR** define the CAN Frame Format. The following table shows all possible bit combinations.

Table 100. All Possible Formats

XLFF	FDF	XTD	RTR	Frame	Description
1	1	0	-	XLFF	CAN XL Data frame
1	1	1	-		invalid
1	0	-	-		invalid
0	1	1	0	FEDF	CAN FD Extended Data Frame
0	1	0	0	FBDF	CAN FD Base Data Frame
0	1	-	1		invalid
0	0	1	1	CERF	Classical CAN Extended Remote Frame
0	0	1	0	CEDF	Classical CAN Extended Data Frame
0	0	0	1	CBRF	Classical CAN Base Remote Frame
0	0	0	0	CBDF	Classical CAN Base Data Frame

When the requested CAN Frame Format is not valid because e.g. disabled by the PRT's configuration, the PRT will initiate the stop of the current sequence by responding at R1 with code **HFI** and will not start a transmission on the CAN Bus.

The following chronogram shows the TX\_MSG sequence for the case of **HFI** (Header Format Invalid).




Figure 32. TX\_MSG Sequence with Code HFI

The response at R1 with code HFI initiates the stop of current sequence, which triggers the MH to start a new sequence, if a TX Frame is available.

In this example the MH already started the next transaction by applying W2. Such an extra transaction will be responded with code WAIT4SOS and W2 is discarded by PRT.

Afterwards, a sequence with a successful transmission on the CAN Bus follows. Note that in this example the last data transaction W4 of the TX\_MSG sequence is followed by an extra transaction (W5) that is discarded by PRT.

### 1.7.2.3.2 Code USOS Unexpected Start of Sequence

As the name tells, this condition is detected by the PRT when it gets a TX\_MSG transaction with TX\_MSG\_WUSER = **SOS** (Start of Sequence) while another TX\_MSG sequence is still ongoing. This can only happen when MH and PRT are mis-synchronized and causes the PRT to stop. The PRT stops operation, clears first TX\_MSG\_WREADY and then ENABLE.

MH resets its Retransmission Counter and stops feeding the PRT until ENABLE is set again. Restarting the PRT will re-synchronize the PRT to the MH.

The following chronogram shows the TX\_MSG sequence for the case of an unexpected Start of Sequence.




Figure 33. TX\_MSG Sequence with Unexpected Start of Sequence

The sequence starts identical to other examples, then W3 is issued with code SOS, which is not allowed during an ongoing sequence.

When W3 is acknowledged, the PRT is stopped, i.e. it immediately stops CAN protocol operation. With this a partially sent message at the CAN bus will not be completed, preventing other nodes of using this frame.

### 1.7.2.3.3 Code DU Data Underrun

This error condition is detected when the PRT has started a transmission and reaches a point in that transmission where it needs to reload its transmit shift register with new data that have not yet been delivered by the MH. It can only occur when a transaction of the TX\_MSG sequence is late (when e.g. the DMA access to the system RAM is delayed during high system load) or missing (when e.g. the MH fails).

The following chronogram shows the TX\_MSG sequence for the case of a data underrun.




Figure 34. TX\_MSG Sequence with case of Data Underrun

When MH provided W0 and W1, the PRT will attend the next arbitration on the CAN Bus. Once the transmission to the CAN Bus has been started, the data via TX\_MSG is required within certain time windows, see chapter 2.5. In this example, W4 is not delivered in time, which is the underrun condition.

#### 1.7.2.3.3.1 Effect on TX\_MSG Sequence

Detection of the data underrun condition causes the PRT to immediately respond to the previous transaction with the TX\_MSG\_WUSER code DU (R3) which finishes the ongoing TX\_MSG Sequence.

#### 1.7.2.3.3.2 Actions of the PRT

The PRT clears TX\_MSG\_WREADY (to show that it is no longer able to accept further transactions) at the same time it gives the TX\_MSG\_WUSER code DU. The PRT continues the ongoing transmission even after it detects this error condition (to avoid disturbing the message schedule on the CAN bus), but it will set an internal flag that causes the FCRC bits to be transmitted inverted (to avoid the acceptance of a message containing invalid data). This internal flag is cleared at the end of the transmission and TX\_MSG\_WREADY is asserted again to accept the following TX\_MSG Sequence (starting again with W0).

#### 1.7.2.3.3.3 Actions of the MH

In case of DU, the MH:

- Stops feeding PRT with data
- Counts DU as normal transmission attempt (equal to case: error on bus)
- Will behave like after usual RESTART. Provides same or next message to PRT

### 1.7.2.3.4 Codes OK, ACK and WAIT4SOS

The following chronogram shows a TX\_MSG sequence for the case of a successful transmission of a CAN XL frame (XLFF) with 7 byte payload followed by one spare transaction.




Figure 35. TX\_MSG Sequence of a Successful Transmission

The MH provides W0 and W1 which contains the data needed by the PRT to attend an arbitration on the CAN Bus. Then the MH waits for R0 before it can start the next transaction by applying W2 (only one outstanding transaction is allowed). PRT will acknowledge W2 as soon as its local buffer gets free. When the arbitration on the CAN Bus was won, the PRT

provides R1 with code **OK**. The response R3 is provided by the PRT as soon as the dedicated 32 bits are serialized to the CAN Bus and the result of the serialisation is known. The same is done for transaction 4. In this example W4 contains the last payload bytes of the CAN Frame.

The successful transmission on the CAN Bus will be signaled by R4 with code **ACK** together with the timestamp via vector **TX\_MSG\_BUSER\_TS**. This initiates the stop of the current sequence and triggers the MH to start a new sequence when a CAN Message for transmission is available.

The MH may start transactions (considering one outstanding transaction) as long as the stop of the current sequence was not initiated. In this example, W4 provides the last payload data for the CAN Frame and transaction 5 is not required. The stop of the sequence will be initiated by R4 with code **ACK** and the extra transaction 5 (and all following extra transactions) will be responded with code **WAIT4SOS** and will be discarded by PRT.

Note: The code **WAIT4SOS** is intended for MH implementations that do not calculate the number of required TX\_MSG transactions from frame format and DLC, but that e.g. always transfer the whole content of a transmit buffer. In that case, the extra transactions following the last payload word (until the next start of sequence) are responded with this code and will be discarded by the PRT.

### 1.7.2.3.5 Code RESTART

The following chronogram shows a TX\_MSG sequence for the case of an unsuccessful transmission on the CAN Bus.




Figure 36. TX\_MSG Sequence with Code RESTART

The sequence starts identical to last example, but the PRT aborts the serialisation during transaction 3 (W3/R3) due to a problem on the CAN Bus. This event is signaled by response R3 with status **RESTART**, which initiates the stop of the current TX\_MSG sequence. This triggers the MH to start a new sequence if a TX Frame is available.

In this example the MH already started the next transaction by applying W4. Such a transaction (and all following transactions belonging to the stopped TX\_MSG sequence) are now considered extra transactions and are responded with code **WAIT4SOS** (R4). Extra transactions are discarded by the PRT.

### 1.7.2.3.6 Code ARBLOST

The following chronogram shows the TX\_MSG sequence for the case of a lost arbitration at the CAN Bus.




Figure 37. TX\_MSG Sequence with Code ARBLOST

The MH transfers W0 and W1, then it waits for R0 before it may start the next transaction by transferring W2 (only one outstanding transaction is allowed).

When Arbitration was lost on the CAN Bus, the PRT responses at R1 with code **ARBLOST**, which initiates the stop of current sequence. This triggers the MH to start a new sequence if a TX Frame is available.

In this example the MH already started the next transaction 2. Such an extra transaction will be responded with code **WAIT4SOS** and W2 will be discarded by PRT.


Note: The code **ARBLOST** is given not only when a CAN bit arbitration was lost, but also when the transmission could not be started immediately because a reception had started earlier. This reception might delay the transmission for a very long

time, e.g. when the received frame's DLC is large. For this case, the code **ARBLOST** is given when the reception ends successfully (**TS0**) or is disturbed by an error (**ABORT**). This gives the MH the opportunity to re-check which Tx-message then has the highest priority and should be transmitted next as well as to start a new TX\_MSG sequence. This (maybe newly found) Tx-message will be started after Intermission on the CAN bus and may arbitrate with other possible messages on the CAN bus.

**1.7.2.4 Shortest and Longest TX\_MSG sequence**


The TX\_MSG sequence becomes shortest, when transmitting a CAN Classic or CAN FD frames with no data bytes (Data Length Code = 0). Such a sequence consists of two transactions.

In this special case, R1 cannot be issued directly after arbitration on the CAN Bus like in all other cases. Instead it will be delayed until CAN Frame was completed and thus the result of transmission will be provided via R1.



**Figure 38. Shortest TX\_MSG Sequence**

The TX\_MSG sequence becomes longest, when transmitting CAN XL Frame with maximum payload. Such a sequence consists of 515 transactions.



**Figure 39. Longest TX\_MSG Sequence**


**1.7.2.5 TX\_MSG timing**

This chapter shows the timing requirements of the PRT to exchange data via TX\_MSG in time with the MH. All mentioned time budgets are the lowest possible time budgets. These times are determined by serialisation of the TX Element to the CAN Bus under worst case scenarios, i.e. where the dedicated time budget becomes smallest.

For better presentation, the scale between various transfers was relinquished.

**1.7.2.5.1 Timing t\_RS-W1**

When a stop of the current TX\_MSG sequence was initiated by response RS, the MH has to provide W0 and W1 for the next sequence within the time window **t\_RS-W1 = 2 µs** to ensure, that PRT may attend the next arbitration on the CAN Bus, as long as TX Elements are available at the MH.



**Figure 40. TX\_MSG Sequence Timing t\_RS-W1**

**1.7.2.5.2 Timing t\_W1-W2 and t\_W-W**

The MH has to provide W2 within the time window **t\_W1-W2 = 15 µs** after W1 transfer occurred. This time is defined by the first part of the CAN Frame (mainly the arbitration) until W2 is needed for serialisation to the CAN Bus.




Figure 41. TX\_MSG Sequence Timings  $t_{W1-W2}$  and  $t_{W-W}$

The time budget to apply all other data after W2 is  $t_{W-W} = 2.13 \mu s$ . The time is defined by serializing 32 bit with 15 Mbit/s on the CAN Bus.

### 1.7.2.5.3 Start of a new sequence by MH

The MH should do a priority scan whenever the content of a FIFOs or Priority Queue has been changed, e.g. the host scheduled a new TX Element, which happens asynchronous to the CAN Bus.

To base on the latest result of the priority scan, the TX\_MSG sequence should start as close as possible to the point of time when the CAN Bus becomes available for transmission, i.e. when a previous CAN Frame finishes.

In following chronogram, the MH applies new data and the subsequent arbitration will be lost, and PRT starts the reception on the CAN Bus. The response R1 with code **ARBLOST** triggers the MH to start a new TX\_MSG sequence.




Figure 42. Transition from RX to TX

For this, the PRT will initiate the stop of a potentially started TX\_MSG sequence via R1 with code **ARBLOST** when the RX\_MSG sequence has reached the transfer with code **TS0** or **ABORT**. With this, the MH can start a new sequence, time synchronized to the CAN Bus, providing a TX Element based on the latest priority scan.

Note: The **ARBLOST** code triggers the MH to restart a TX\_MSG sequence, or to start another sequence, it does not require the MH to trigger a new TX\_SCAN.

The new start of a TX\_MSG sequence gives the MH the opportunity to switch the Tx-message from the previous TX\_MSG sequence to another Tx-message that may have been found by an intermediate TX\_SCAN (which was triggered by other events).

## 1.7.3 RX\_MSG

Received messages are transported from the PRT to the MH via the point-to-point RX\_MSG Message Bus. Each transfer is an atomic data package, consisting of de-serialized data from the CAN Bus combined with the status of the de-serialisation.

The RX\_MSG Message Bus consist of a Write Data Channel to transport the CAN Frame, status information of PRT and timestamp of CAN Frame to the MH. Status feedback from MH to PRT is not supported.




Figure 43. RX\_MSG Message Bus

1.7.3.1 RX\_MSG Physical Interface

Table 101. RX\_MSG Physical Interface

Port	PRT	MH	Active	W	Description
<b>RX_MSG Write Data Channel</b>					
RX_MSG_WVALID	OUT	IN	high	1	Write data valid
RX_MSG_WDATA	OUT	IN	na	32	Write data (frame word & timestamp)
RX_MSG_WUSER	OUT	IN	na	3	Write user data (PRT status information)
RX_MSG_WREADY	IN	OUT	high	1	Write data acknowledge

All signals belong to the clock domain of the dedicated module, i.e. MH respective PRT. Optional clock domain crossing is considered as depicted in Figure.

1.7.3.2 RX\_MSG Write Data Channel

The RX\_MSG Write Data Channel is used, to transport information from PRT to MH via two vectors: RX\_MSG\_WDATA transports CAN Frame data and timestamp in slices of 32 bit words and RX\_MSG\_WUSER provides related status information.

1.7.3.2.1 RX\_MSG\_WDATA

Depending on the CAN Frame Format, the first three RX\_MSG\_WDATA words of a sequence have different contents. For CAN XL frames (XLFF):

Table 102. RX\_MSG\_WDATA (CAN XL)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	FDF=0	XLF=1	XTD=0	Priority ID[28:18]										RPS	SEC	VCID[7:0]						SDT[7:0]										
R1	0x00			0x0	DLC-XL[10:0]										SN[3:0]			RX_IRQ	FAB	ALERT	FM	0x0	FIDX[6:0]									
R2	AF[31:16]															AF[15:0]																

For CAN FD frames (FBDF, FEDF), the first two words have the following content:

Table 103. RX\_MSG\_WDATA (CAN FD)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	FDF=1	XLF=0	XTD	Base ID[28:18]										Extended ID[17:0]																		
R1	0x00			0x00	BRS	0x0	ESI	DLC[3:0]			SN[3:0]			RX_IRQ	FAB	ALERT	FM	0x0	FIDX[6:0]													

For CAN Classic frames (CBDF, CEDF, CBRF, CBRF), the two words have the following content:

Table 104. RX\_MSG\_WDATA (CAN CC)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R0	FDL=0	XLF=0	XTD	Base ID[28:18]										Extended ID[17:0]																		
R1	0x00			0x0	RTR	0x0x			DLC[3:0]			SN[3:0]			RX_IRQ	FAB	ALERT	FM	0x0	FIDX[6:0]												

In the following chapters, RX\_MSG sequences will be explained via chronograms. The next figure gives an introduction how information is illustrated for the Write Data Channel.

1.7.3.3 RX\_MSG\_WUSER

The vector RX\_MSG\_WUSER provides status information related to the vector RX\_MSG\_WDATA using the following codes:

Table 105. RX\_MSG\_WUSER Codes

Code Value	Code Name	Description
0	SOS	Code for the first transaction of a sequence (Start of Sequence). RX_MSG_WDATA contains M0 of the CAN Frame.
1	OK	Code for a transaction of an ongoing sequence. RX_MSG_WDATA contains data M(s) of CAN Frame.
2	TS0	Code for the second last transaction of a sequence for a received valid CAN message. RX_MSG_WDATA contains timestamp word 0.
3	TS1	Code for the last transaction of a sequence for a received valid CAN message. RX_MSG_WDATA contains timestamp word 1.
4	ABORT	Code for the last transaction of a sequence for a received invalid CAN message. RX_MSG_WDATA is invalid.
5	DO	Code for the last transaction of a sequence indicating a Data Overflow occurred at RX_MSG, i.e. previous transaction not acknowledged in time by MH via the signal RX_MSG_WREADY. RX_MSG_WDATA is invalid.
6	RESERVED	Do not use, will be interpreted like ABORT until defined otherwise.
7	RESERVED	Do not use, will be interpreted like ABORT until defined otherwise.

1.7.3.3.1 Codes SOS, OK, TS0 and TS1

The following chronogram shows the RX\_MSG sequence for the case of a successful reception of a CAN XL frame (XLFF) with 11 byte payload.




Figure 44. RX\_MSG Sequence of a Successful Reception

The PRT starts a sequence at the Message Bus RX\_MSG, by applying word M0 with code **SOS**, and M1 with code **OK**, when related information was de-serialized from the CAN Bus.

The PRT continues with transaction M2 which is the AF (Acceptance Field) for CAN XL frames (XLFF). The PRT continues with transactions M3 and M4, each containing 4 byte payload of the CAN Frame.

In this example, M5 contains the last three bytes of the 11 byte payload. Then PRT applies M6 and M7, containing the 64 bit timestamp sliced into two 32 bit transactions. Note that these last two transactions come with the codes **TS0** and **TS1**.

### 1.7.3.3.2 Code ABORT

The following chronogram shows the RX\_MSG sequence for the case of an unsuccessful reception of a CAN frame.




Figure 45. RX\_MSG Sequence with Code ABORT

### 1.7.3.3.3 Code DO (Data Overflow)

The following chronogram shows the RX\_MSG sequence for the case of a Data Overflow on the Message Bus RX\_MSG.




Figure 46. RX\_MSG Sequence with Code DO (Data Overflow)

In this example, the M2 is not acknowledged in time, meaning the MH does not assert RX\_MSG\_WREADY. The PRT ends such a sequence by changing the RX\_MSG\_WUSER code from **OK** to **DO**. The data of such a sequence can be inconsistent and incomplete and thus must be discarded by the MH.

When the last two transactions of an RX\_MSG sequence that come with the codes **TS0** and **TS1** are not acknowledged in time, meaning before the next frame starts on the CAN bus, the PRT ends such a sequence by changing the RX\_MSG\_WUSER code from **TS0** or **TS1** respectively to **DO**.

The MH needs to acknowledge the transaction that comes with the code DO before the PRT can start a new RX\_MSG sequence.

### 1.7.3.4 Shortest and longest RX\_MSG sequence

The RX\_MSG sequence becomes shortest, when receiving a CAN Classic or CAN FD Frame with no data bytes (Data Length Code = 0). Such a sequence consists of four transactions.




Figure 47. Shortest RX\_MSG Sequence




Figure 48. Longest RX\_MSG Sequence

### 1.7.3.5 RX\_MSG timing

This chapter shows the timing requirements of the PRT to exchange data via RX\_MSG in time with the MH. All mentioned time budgets are the lowest possible time budgets. These times are determined by serialisation of the RX Element from the CAN Bus under worst case scenarios, i.e. where the dedicated time budget becomes smallest.

For better presentation, the scale between various transactions was relinquished.

Based on the bit rates and clock tolerances assumed in the introduction (see 1), and considering the possible shortening of the Intermission by an early SOF, the minimum CAN frame lengths for the calculation of worst case repetition rates are:

- CAN Classic remote frame: 46.00  $\mu$ s
- CAN Classic data frame without payload: 47.00  $\mu$ s
- CAN FD frame without payload: 34.60  $\mu$ s (28 arb.bits+33 data bits)
- CAN XL frame with minimum payload: 41.93  $\mu$ s (33 arb.bits+ 134 data bits).

The worst case frame repetition rate for a receiver is therefore a sequence of CAN FD Frames without data bytes coming from a transmitter with a clock of (1 +df) from while the receiver operates with a clock of (1 -df) from, resulting in a (perceived) repetition rate of one frame every  $34.6\mu\text{s} \times (1 - 2df) = 34.6 \mu\text{s} \times (0.996) = 33.4616 \mu\text{s}$

### 1.7.3.5.1 Timing $t_{M0-M0}$

The shortest interval for starting a new sequence at RX\_MSG will occur when receiving consecutive CAN FD Frames with no data bytes and is  $t_{M0-M0} = 33.4616 \mu\text{s}$ .




Figure 49. RX\_MSG Sequence Timings  $t_{M0-M0}$

The MH has to manage the storage of a RX\_MSG transaction within that time.

### 1.7.3.5.2 Timing $t_{M-M}$ and $t_{MS-M0}$




Figure 50. RX\_MSG Sequence Timings  $t_{M-M}$  and  $t_{MS-M0}$

When PRT signaled new data by asserting RX\_MSG\_WVALID, the MH has to acknowledge it by asserting RX\_MSG\_WREADY within  $t_{M-M} = 2.13 \mu\text{s}$ .

The time is defined by de-serializing 32 bit with 15 Mbit/s on the CAN Bus.

When a reception on the CAN Bus has ended, the last transactions will be issued by the PRT. The next sequence must be able to start within  $t_{MS-M0} = 17 \mu\text{s}$ . This is the time budget for the MH to become ready for a new RX\_MSG sequence.

The time is defined by CAN Bus and consist of two intermission bit times, SOF and the Arbitration Field with highest possible bit-rate = 1 Mbit/s.

## 1.7.4 Signal ENABLE

The PRT provides the signal ENABLE, which indicates if the Messages Busses have to be served (PRT is online), or not (PRT is offline).

If enable = 0, the Message Busses must be shut down on both sides (PRT and MH) in the following way:

- Ongoing transfers at a channel will be finished by the sink applying READY. Data can be discarded.
- A new transfer at a channel will not be started by the source.
- Outstanding transactions (TX\_MSG only) will be discarded, i.e. source does not wait for responses and sink does not respond anymore.
- Ongoing sequences will be discarded.

If ENABLE changes from 0 to 1, the Message Busses start as after hardware reset, i.e. without memorization on previous sequences, transactions or transfers.

The signal ENABLE can be optionally used to control other functions of the MH, e.g. the write protection of registers which must not be configured during runtime.

### 1.7.5 Signal PRT\_STOP\_IMMD\_REQ

The MH provides the pulse signal PRT\_STOP\_IMMD\_REQ to instruct PRT to perform an immediate stop. The PRT's reaction to this signal is the same as writing a 1 to CTRL.STOP and CTRL.IMMD registers at the same time in PRT. PRT must switch its activity to its inactive state immediately, to stop all CAN operation, and to set its CAN\_TX output to 1 and to clear ENABLE. When the current activity was Transmitter, the PRT aborts that transmission. When the current activity was Receiver, it aborts that reception. Both interfaces with the MH are reset, outstanding transactions are discontinued. If this happens while an RX\_MSG sequence was ongoing, this sequence is discontinued with the ABORT code. The PRT does not start another reception or transmission until it is started again.

The conditions where this input is generated by MH is mentioned in Error and Exception Handling Section.

### 1.7.6 Miscellaneous

#### 1.7.6.1 Channel Handshake

Each channel of a Message Bus has its own two-way flow control, thus, both the source and sink can control the transfer rate.

The source signals new data to be transferred by asserting **VALID** (independent of **READY**) and keeps its information stable until the transfer occurs.

The Sink signals that it is able to accept data by asserting **READY** (independent of **VALID**). The Transfer occurs (the data is accepted by the sink) when both **READY** and **VALID** are asserted at the same time.




Figure 51. Channel Handshake Type: READY before VALID

At transfer 4 the sink becomes 'ready to accept data', and independently of this, the source signals 'new data' in the same clock cycle by chance. In this case, the transfer is done within one clock cycle.

#### 1.7.6.1.1 Assumptions for Channel Handshake

- The sink may assert READY before VALID is asserted.
- The source may assert VALID before READY is asserted.
- The transfer occurs when VALID and READY are asserted together.
- VALID may be asserted for a next transfer in the next clock cycle.
- Inside source and sink interfaces, there must be no combinatorial paths between input and output signals.

#### 1.7.6.1.2 Names of standardized bits and fields in CAN Elements

Table 106. Fields in CAN Elements (page 1 of 2)

Name	Description
Base ID	11 bit identifier for Classical CAN frames (CBDF, CEDF, CBRF, CERF) and CAN FD. frames (FBDF, FEDF)
Extended ID	29 bit identifier for Classical CAN frames (CBDF, CEDF, CBRF, CERF) and CAN FD. frames (FBDF, FEDF)
Priority ID	11 bit identifier for frames in the CAN XL Frame Format (XLFF)
XTD	Extended Identifier 0=11 bit ID, 1=29 bit ID for Classical CAN frames (CBDF, CEDF, CBRF, CERF) and CAN FD frames (FBDF, FEDF)

Table 106. Fields in CAN Elements (page 2 of 2)

Name	Description
FDF	FD Format
XLF	XL Format
BRS	Bit Rate Switch
DLC	Data Length Code
DLC-XL	Data Length Code with CAN XL encoding
SDT	SDU Type
VCID	Virtual CAN Network ID
RTR	Remote Transmission Request
RRS	Remote Request Substitution
ESI	Error State Indicator
TS	Timestamp
FIR	Fault Injection Request

## 1.8 IRC - Interrupt Controller

### 1.8.1 Overview

The XS\_CAN IP is equipped with a central interrupt controller (IRC). It captures all events of the MH and PRT and can be configured for each event individually to interrupt the HOST CPU. The events are organized in 4 categories, i.e., TX Functional, RX Functional, Error and safety. Functional Events can trigger the IRC output TX\_FUNC\_INT and RX\_FUNC\_INT. Error Events can trigger the IRC outputs ERR\_INT and safety events trigger SAFETY\_INT.

All 4 interrupt lines are level triggered. Logical 1 on the line shows an active interrupt. The output interrupt lines are triggered after two host clock cycles after the corresponding source gets activated at IRC raw registers.

### 1.8.2 IRC MAP

#### 1.8.2.1 Overview

Table 107. Address Blocks list

Address Block	Offset	Range	Description
IRC_EVENT	0x0000	0x0010	Usage: register This address block provides registers to capture events of the MH and the PRT. The events are organized in three categories (one register for each category): Functional relevant, functional error relevant and safety relevant.
IRC_CONTROL	0x0010	0x0020	Usage: register This address block provides the registers for controlling the IRC.
IRC_CONFIGURATION	0x0030	0x0010	Usage: register Hardware configuration of the IRC
IRC_AUXILIARY	0x0040	0x00CF	Usage: register Auxiliary registers

Table 108. Registers overview (page 1 of 2)

Register name	Offset	Mode	Description
<b>IRC_EVENT</b>			
TX_FUNC_RAW	0x0000	R	Register size: 32 TX Functional raw event status register. This register provides information about the occurrence of TX functional relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of TX_FUNC_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register TX_FUNC_CLR.
RX_FUNC_RAW	0x0004	R	Register size: 32 RX Functional raw event status register. This register provides information about the occurrence of functional relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of RX_FUNC_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register RX_FUNC_CLR.
ERR_STS_RAW	0x0008	R	Register size: 32 Error raw event status register. This register provides information about the occurrence of functional error relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of ERR_STS_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register ERR_STS_CLR.
SAFETY_RAW	0x000C	R	Register size: 32 Safety raw event status register. This register provides information about the occurrence of safety relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of SAFETY_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register SAFETY_CLR.
<b>IRC_CONTROL</b>			
TX_FUNC_CLR	0x0010	W	Register size: 32 TX Functional raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register TX_FUNC_RAW. Writing a 0 has no effect.
RX_FUNC_CLR	0x0014	W	Register size: 32 Functional raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register RX_FUNC_RAW. Writing a 0 has no effect.
ERR_STS_CLR	0x0018	W	Register size: 32 Error raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register ERR_STS_RAW. Writing a 0 has no effect.
SAFETY_CLR	0x001C	W	Register size: 32 Safety raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register SAFETY_RAW. Writing a 0 has no effect.
TX_FUNC_ENA	0x0020	RW	Register size: 32 TX Functional raw event enable register. Any bit in the TX_FUNC_ENA register enables the corresponding bit in the TX_FUNC_RAW to trigger the interrupt line TX_FUNC_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g. TX_FUNC_RAW.MH_TX_FQ_IRQ = TX_FUNC_ENA.MH_TX_FQ_IRQ = 1
RX_FUNC_ENA	0x0024	RW	Register size: 32 RX Functional raw event enable register. Any bit in the RX_FUNC_ENA register enables the corresponding bit in the RX_FUNC_RAW to trigger the interrupt line RX_FUNC_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g. RX_FUNC_RAW.MH_RX_FQ0_IRQ = RX_FUNC_ENA.MH_RX_FQ0_IRQ = 1
ERR_STS_ENA	0x0028	RW	Register size: 32 Error raw event enable register. Any bit in the ERR_STS_ENA register enables the corresponding bit in the ERR_STS_RAW to trigger the interrupt line ERR_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g. ERR_STS_RAW.MH_TX_FQ_IRQ = ERR_STS_ENA.MH_TX_FQ_IRQ = 1

Table 108. Registers overview (page 2 of 2)

Register name	Offset	Mode	Description
SAFETY_ENA	0x002C	RW	Register size: 32 Safety raw event enable register. Any bit in the SAFETY_ENA register enables the corresponding bit in the SAFETY_RAW to trigger the interrupt line SAFETY_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g. SAFETY_RAW.MH_TX_FQ_IRQ = SAFETY_ENA.MH_TX_FQ_IRQ = 1
<b>IRC_CONFIGURATION</b>			
CAPTURING_MODE	0x0030	R	Register size: 32 IRC configuration register. This register shows the hardware configuration of the IRC concerning the capturing mode of the event inputs. The IP internal events signals coming from the MH and the PRT require an 'edge sensitive' capturing. That is why the value of this register is 0x7 and cannot be changed.
<b>IRC_AUXILIARY</b>			
HDP	0x0040	RW	Register size: 32 Hardware Debug Port control register

### 1.8.2.2 IRC\_EVENT Address Block

Table 109. TX\_FUNC\_RAW register

*TX Functional raw event status register. This register provides information about the occurrence of TX functional relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of TX\_FUNC\_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register TX\_FUNC\_CLR.*

Bit	Field	Mode	Initial Value	Description
16	PRT_TX_EVT	R	0x0	PRT interrupt that indicates PRT transmitted a valid CAN message
4	MH_CTB_TX_BC_REQ	R	0x0	MH interrupt that indicates a block copy transfer pending in TX direction (Not applicable in FMM)
3	MH_TEFQ_DEQ	R	0x0	MH interrupt that indicates a message is dequeued from TEFQ
2	MH_TEFQ_ENQ	R	0x0	MH interrupt that indicates a message is enqueued into TEFQ
1	MH_TXPQ_ENQ	R	0x0	Interrupt of TX Priority Queue. Any TX message sent from the TX Priority Queue can be configured to trigger this interrupt. The SW would then need to look at the MH register TX_PQ_INT_STS to identify which slot has generated the interrupt and for which reason.
0	MH_TXFQ_ENQ	R	0x0	MH interrupt of the TX FIFO Queue. This interrupt is triggered when a TX message from TX FIFO Queue is sent, or a TX message of that TX FIFO Queue is skipped, see description of TX_FQ_IRQ in MH section.

Table 110. RX\_FUNC\_RAW register

*RX Functional raw event status register. This register provides information about the occurrence of functional relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of RX\_FUNC\_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register RX\_FUNC\_CLR.*

Bit	Field	Mode	Initial Value	Description
16	PRT_RX_EVT	R	0x0	PRT interrupt that indicates PRT received a valid CAN message
6	MH_RX_MSG_ALERT	R	0x0	MH interrupt that indicates message alert detected. This is generated only if ALERT bit in FEC is set to 1.
5	MH_RX_FILTER_MATCH	R	0x0	MH interrupt that indicates filter match detected. This is generated only if IRQ bit in FEC is set to 1.
4	MH_CTB_RX_BC_REQ	R	0x0	MH interrupt that indicates a block copy transfer pending in RX direction (Not applicable in FMM)
3	MH_RXFQ1_DEQ	R	0x0	MH interrupt that indicates a message is dequeued from RXFQ1
2	MH_RXFQ0_DEQ	R	0x0	MH interrupt that indicates a message is dequeued from RXFQ0
1	MH_RXFQ1_ENQ	R	0x0	MH interrupt that indicates a message is enqueued into RXFQ1
0	MH_RXFQ0_ENQ	R	0x0	MH interrupt that indicates a message is enqueued into RXFQ0

**Table 111. ERR\_STS\_RAW register**

*Error raw event status register. This register provides information about the occurrence of functional error relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of ERR\_STS\_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register ERR\_STS\_CLR.*

Bit	Field	Mode	Initial Value	Description
22	PRT_BUS_ON	R	0x0	PRT interrupt that indicates starting of CAN module, which is set immediately after CTRL.STRT command is written (this is also the case if CAN module was in Bus_Off state (STAT.BO=1)).
21	PRT_E_ACTIVE	R	0x0	PRT interrupt that indicates PRT switched from Error-Passive to Error-Active state
20	PRT_BUS_OFF	R	0x0	PRT interrupt that indicates the stop of CAN module, either after CTRL.STOP command is written or stop due to entering Bus_Off state (STAT.BO=1).
19	PRT_E_PASSIVE	R	0x0	PRT switched from Error-Active to Error-Passive state.
18	PRT_BUS_ERR	R	0x0	PRT detected error on the CAN Bus.
17	PRT_IFF	R	0x0	PRT detected invalid Frame Format at TX_MSG.
16	PRT_STOP	R	0x0	Interrupt to indicate PRT is stopped i.e when PRT ENABLE goes from high to low
8	HOST_ARA	R	0x0	MH interrupt that indicates host access to reserved addresses (includes VB reserved address and register map reserved addresses)
7	MH_VB_NO_SA	R	0x0	MH interrupt to indicate MH has received another address instead of VB start address. See MH_STS0 bits 21 to 16 to know the source flags.
6	MH_QUEUE_ACCESS_VIOLATION	R	0x0	MH interrupt to indicate there has been a violation in accessing the queues. See MH_STS0 bits 30 to 22 to know the source flags.
5	MH_LMEM_CERR	R	0x0	MH interrupt that indicates a correctable error has been detected at the LMEM interface
4	MH_RXFQ1_DROP	R	0x0	MH interrupt that indicates a new message to be stored into RXFQ1 is dropped.
3	MH_RXFQ0_DROP	R	0x0	MH interrupt that indicates a new message to be stored into RXFQ0 is dropped.
2	MH_TEFQ_DROP	R	0x0	MH interrupt that indicates a new TEQE is dropped.
1	MH_TXPQ_DEQ_NO_TX	R	0x0	MH interrupt that indicates a message has been dequeued from TXPQ but is not transmitted.
0	MH_TXFQ_DEQ_NO_TX	R	0x0	MH interrupt that indicates a message has been dequeued from TXFQ but is not transmitted.

**Table 112. SAFETY\_RAW register (page 1 of 2)**

*Safety raw event status register. This register provides information about the occurrence of safety relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of SAFETY\_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register SAFETY\_CLR.*

Bit	Field	Mode	Initial Value	Description
19	PRT_RX_DO	R	0x0	PRT detected overflow condition at RX_MSG sequence.
18	PRT_TX_DU	R	0x0	PRT detected underrun condition at TX_MSG sequence.
17	PRT_USOS	R	0x0	PRT detected unexpected Start of Sequence during TX_MSG sequence.
16	PRT_TX_ABORTED	R	0x0	PRT detected stop of TX_MSG sequence by TX_MSG_WUSER code ABORT.
9	MH_TX_ABORT	R	0x0	MH interrupt to indicate MH has to abort an ongoing transmission of a message to PRT
8	MH_RX_ABORT	R	0x0	MH interrupt to indicate MH has to abort an ongoing reception of a message from PRT.
7	MH_RX_FILTER_ERROR	R	0x0	MH interrupt to indicate error in filtering process like filtering not completed on time or target RXFQ not enabled.

**Table 112. SAFETY\_RAW register** (page 2 of 2)

Safety raw event status register. This register provides information about the occurrence of safety relevant events inside the MH and the PRT. A flag is set when the related event is detected, independent of SAFETY\_ENA. The flags remain set until the Host CPU clears them by writing a 1 to the corresponding bit position at register SAFETY\_CLR.

Bit	Field	Mode	Initial Value	Description
6	MH_SAFETY_MIS C	R	0x0	Interrupt that indicates different safety issues like datapath parity error in MH, datapath sequence error in MH and Timestamp parity error in PRT. See MH_STS1 bits 4 to 0 for the source flags for this interrupt
5	MH_VB_ACCESS_ VIOLATION	R	0x0	MH interrupt that indicates there is a violation in VB access(read to write only address and vice versa), See description MH_STS1 register bits 11 to 5 for the source flags for this interrupt
4	MH_LMEM_PROT_ ERR	R	0x0	MH interrupt that indicates host access to an LMEM address outside the range of LMEM START ADDRESS and LMEM END ADDRESS
3	MH_LMEM_TO_E RR	R	0x0	MH interrupt that indicates a timeout at LMEM interface (includes read and write directions)
2	MH_LMEM_UERR	R	0x0	MH interrupt that indicates an uncorrectable error is detected at the LMEM interface
1	MH_CTB_BC_ERR	R	0x0	MH interrupt to indicate ongoing block copy is cancelled due to error response received at CTM_RESP input (Not applicable in FMM)
0	MH_CTB_BC_TO	R	0x0	MH interrupt to indicate time out for block copy request.i.e block copy not finished in time before data underrun or overflow at CTB. (Not applicable in FMM)

### 1.8.2.3 IRC\_CONTROL Address Block

**Table 113. TX\_FUNC\_CLR register**

TX Functional raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register TX\_FUNC\_RAW. Writing a 0 has no effect.

Bit	Field	Mode	Initial Value	Description
16	PRT_TX_EVT	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.PRT_TX_EVT
4	MH_CTB_TX_BC_ REQ	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.MH_CTB_TX_BC_REQ (Not applicable in FMM)
3	MH_TEFQ_DEQ	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.MH_TEFQ_DEQ
2	MH_TEFQ_ENQ	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.MH_TEFQ_ENQ
1	MH_TXPQ_ENQ	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.MH_TXPQ_ENQ
0	MH_TXFQ_ENQ	W	0x0	Writing 1 clears the bit TX_FUNC_RAW.MH_TXFQ_ENQ

**Table 114. RX\_FUNC\_CLR register**

Functional raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register RX\_FUNC\_RAW. Writing a 0 has no effect.

Bit	Field	Mode	Initial Value	Description
16	PRT_RX_EVT	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.PRT_RX_EVT
6	MH_RX_MSG_ALE RT	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RX_MSG_ALERT
5	MH_RX_FILTER_ MATCH	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RX_FILTER_MATCH
4	MH_CTB_RX_BC_ REQ	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_CTB_RX_BC_REQ (Not applicable in FMM)
3	MH_RXFQ1_DEQ	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RXFQ1_DEQ
2	MH_RXFQ0_DEQ	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RXFQ0_DEQ
1	MH_RXFQ1_ENQ	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RXFQ1_ENQ
0	MH_RXFQ0_ENQ	W	0x0	Writing 1 clears the bit RX_FUNC_RAW.MH_RXFQ0_ENQ

**Table 115. ERR\_STS\_CLR register**

Error raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register ERR\_STS\_RAW. Writing a 0 has no effect.

Bit	Field	Mode	Initial Value	Description
22	PRT_BUS_ON	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_BUS_ON
21	PRT_E_ACTIVE	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_E_ACTIVE
20	PRT_BUS_OFF	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_BUS_OFF
19	PRT_E_PASSIVE	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_E_PASSIVE
18	PRT_BUS_ERR	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_BUS_ERR
17	PRT_IFF	W	0x0	Writing 1 clears the bit ERR_STS_RAW.PRT_IFF
16	PRT_STOP	W	0x0	Writing 1 clears bit ERR_STS_RAW.PRT_STOP
8	HOST_ARA	W	0x0	Writing 1 clears bit ERR_STS_RAW.HOST_ARA
7	MH_VB_NO_SA	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_VB_NO_SA
6	MH_QUEUE_ACCESS_VIOLATION	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_QUEUE_ACCESS_VIOLATION
5	MH_LMEM_CERR	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_LMEM_CERR
4	MH_RXFQ1_DROP	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_RXFQ1_DROP
3	MH_RXFQ0_DROP	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_RXFQ0_DROP
2	MH_TEFQ_DROP	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_TEFQ_DROP
1	MH_TXPQ_DEQ_NO_TX	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_TXPQ_DEQ_NO_TX
0	MH_TXFQ_DEQ_NO_TX	W	0x0	Writing 1 clears the bit ERR_STS_RAW.MH_TXFQ_DEQ_NO_TX

**Table 116. SAFETY\_CLR register**

Safety raw event clear register. Writing a 1 to a certain bit position clears the corresponding bit of register SAFETY\_RAW. Writing a 0 has no effect.

Bit	Field	Mode	Initial Value	Description
19	PRT_RX_DO	W	0x0	Writing 1 clears bit SAFETY_RAW.PRT_RX_DO
18	PRT_TX_DU	W	0x0	Writing 1 clears bit SAFETY_RAW.PRT_TX_DU
17	PRT_USOS	W	0x0	Writing 1 clears bit SAFETY_RAW.PRT_USOS
16	PRT_TX_ABORTED	W	0x0	Writing 1 clears bit SAFETY_RAW.PRT_TX_ABORTED
9	MH_TX_ABORT	W	0x0	Writing 1 clears the bit SAFETY_RAW.MH_TX_ABORT
8	MH_RX_ABORT	W	0x0	Writing 1 clears the bit SAFETY_RAW.MH_RX_ABORT
7	MH_RX_FILTER_ERR	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_RX_FILTER_ERR
6	MH_SAFETY_MISC	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_SAFETY_MISC
5	MH_VB_ACCESS_VIOLATION	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_VB_ACCESS_VIOLATION
4	MH_LMEM_PROT_ERR	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_LMEM_PROT_ERR
3	MH_LMEM_TO_ERR	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_LMEM_TO_ERR
2	MH_LMEM_UERR	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_LMEM_UERR
1	MH_CTB_BC_ERR	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_CTB_BC_ERR (Not applicable in FMM)
0	MH_CTB_BC_TO	W	0x0	Writing 1 clears bit SAFETY_RAW.MH_CTB_BC_TO (Not applicable in FMM)

**Table 117. TX\_FUNC\_ENA register**

*TX Functional raw event enable register. Any bit in the TX\_FUNC\_ENA register enables the corresponding bit in the TX\_FUNC\_RAW to trigger the interrupt line TX\_FUNC\_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g.*

*TX\_FUNC\_RAW.MH\_TX\_FQ\_IRQ = TX\_FUNC\_ENA.MH\_TX\_FQ\_IRQ = 1*

Bit	Field	Mode	Initial Value	Description
16	PRT_TX_EVT	R/W	0x0	Enables TX_FUNC_RAW.PRT_TX_EVT to activate FUNC_TX_INT
4	MH_CTB_TX_BC_REQ	R/W	0x0	Enables TX_FUNC_RAW.MH_CTB_TX_BC_REQ to activate FUNC_TX_INT (Not applicable in FMM)
3	MH_TEFQ_DEQ	R/W	0x0	Enables TX_FUNC_RAW.MH_TEFQ_DEQ to activate FUNC_TX_INT
2	MH_TEFQ_ENQ	R/W	0x0	Enables TX_FUNC_RAW.MH_TEFQ_ENQ to activate FUNC_TX_INT
1	MH_TXPQ_ENQ	R/W	0x0	Enables TX_FUNC_RAW.MH_TXPQ_ENQ to activate FUNC_TX_INT
0	MH_TXFQ_ENQ	R/W	0x0	Enables TX_FUNC_RAW.MH_TXFQ_ENQ to activate FUNC_TX_INT

**Table 118. RX\_FUNC\_ENA register**

*RX Functional raw event enable register. Any bit in the RX\_FUNC\_ENA register enables the corresponding bit in the RX\_FUNC\_RAW to trigger the interrupt line RX\_FUNC\_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g.*

*RX\_FUNC\_RAW.MH\_RX\_FQ0\_IRQ = RX\_FUNC\_ENA.MH\_RX\_FQ0\_IRQ = 1*

Bit	Field	Mode	Initial Value	Description
16	PRT_RX_EVT	R/W	0x0	Enables RX_FUNC_RAW.PRT_RX_EVT to activate FUNC_RX_INT
6	MH_RX_MSG_ALERT	R/W	0x0	Enables RX_FUNC_RAW.MH_RX_MSG_ALERT to activate FUNC_RX_INT
5	MH_RX_FILTER_MATCH	R/W	0x0	Enables RX_FUNC_RAW.MH_RX_FILTER_MATCH to activate FUNC_RX_INT
4	MH_CTB_RX_BC_REQ	R/W	0x0	Enables RX_FUNC_RAW.MH_CTB_RX_BC_REQ to activate FUNC_RX_INT (Not applicable in FMM)
3	MH_RXFQ1_DEQ	R/W	0x0	Enables RX_FUNC_RAW.MH_RXFQ1_DEQ to activate FUNC_RX_INT
2	MH_RXFQ0_DEQ	R/W	0x0	Enables RX_FUNC_RAW.MH_RXFQ0_DEQ to activate FUNC_RX_INT
1	MH_RXFQ1_ENQ	R/W	0x0	Enables RX_FUNC_RAW.MH_RXFQ1_ENQ to activate FUNC_RX_INT
0	MH_RXFQ0_ENQ	R/W	0x0	Enables RX_FUNC_RAW.MH_RXFQ0_ENQ to activate FUNC_RX_INT

**Table 119. ERR\_STS\_ENA register (page 1 of 2)**

*Error raw event enable register. Any bit in the ERR\_STS\_ENA register enables the corresponding bit in the ERR\_STS\_RAW to trigger the interrupt line ERR\_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g.*

*ERR\_STS\_RAW.MH\_TX\_FQ\_IRQ = ERR\_STS\_ENA.MH\_TX\_FQ\_IRQ = 1*

Bit	Field	Mode	Initial Value	Description
22	PRT_BUS_ON	R/W	0x0	Enables ERR_STS_RAW.PRT_BUS_ON to activate ERR_INT
21	PRT_E_ACTIVE	R/W	0x0	Enables ERR_STS_RAW.PRT_E_ACTIVE to activate ERR_INT
20	PRT_BUS_OFF	R/W	0x0	Enables ERR_STS_RAW.PRT_BUS_OFF to activate ERR_INT
19	PRT_E_PASSIVE	R/W	0x0	Enables ERR_STS_RAW.PRT_E_PASSIVE to activate ERR_INT
18	PRT_BUS_ERR	R/W	0x0	Enables ERR_STS_RAW.PRT_BUS_ERR to activate ERR_INT
17	PRT_IFF	R/W	0x0	Enables ERR_STS_RAW.PRT_IFF to activate ERR_INT
16	PRT_STOP	R/W	0x0	Enables ERR_STS_RAW.PRT_STOP to activate ERR_INT
8	HOST_ARA	R/W	0x0	Enables ERR_STS_RAW.HOST_ARA to activate ERR_INT
7	MH_VB_NO_SA	R/W	0x0	Enables ERR_STS_RAW.MH_VB_NO_SA to activate ERR_INT
6	MH_QUEUE_ACCESS_VIOLATION	R/W	0x0	Enables ERR_STS_RAW.MH_QUEUE_ACCESS_VIOLATION to activate ERR_INT
5	MH_LMEM_CERR	R/W	0x0	Enables ERR_STS_RAW.MH_LMEM_CERR to activate ERR_INT
4	MH_RXFQ1_DROP	R/W	0x0	Enables ERR_STS_RAW.MH_RXFQ1_DROP to activate ERR_INT
3	MH_RXFQ0_DROP	R/W	0x0	Enables ERR_STS_RAW.MH_RXFQ0_DROP to activate ERR_INT

**Table 119. ERR\_STS\_ENA register** (page 2 of 2)

Error raw event enable register. Any bit in the ERR\_STS\_ENA register enables the corresponding bit in the ERR\_STS\_RAW to trigger the interrupt line ERR\_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g.

ERR\_STS\_RAW.MH\_TX\_FQ\_IRQ = ERR\_STS\_ENA.MH\_TX\_FQ\_IRQ = 1

Bit	Field	Mode	Initial Value	Description
2	MH_TEFQ_DROP	R/W	0x0	Enables ERR_STS_RAW.MH_TEFQ_DROP to activate ERR_INT
1	MH_TXPQ_DEQ_NO_TX	R/W	0x0	Enables ERR_STS_RAW.MH_TXPQ_DEQ_NO_TX to activate ERR_INT
0	MH_TXFQ_DEQ_NO_TX	R/W	0x0	Enables ERR_STS_RAW.MH_TXFQ_DEQ_NO_TX to activate ERR_INT

**Table 120. SAFETY\_ENA register**

Safety raw event enable register. Any bit in the SAFETY\_ENA register enables the corresponding bit in the SAFETY\_RAW to trigger the interrupt line SAFETY\_INT. The interrupt line gets active high, when at least one RAW/ENA pair is 1, e.g.

SAFETY\_RAW.MH\_TX\_FQ\_IRQ = SAFETY\_ENA.MH\_TX\_FQ\_IRQ = 1

Bit	Field	Mode	Initial Value	Description
19	PRT_RX_DO	R/W	0x0	Enables SAFETY_RAW.PRT_RX_DO to activate SAFETY_INT
18	PRT_TX_DU	R/W	0x0	Enables SAFETY_RAW.PRT_TX_DU to activate SAFETY_INT
17	PRT_USOS	R/W	0x0	Enables SAFETY_RAW.PRT_USOS to activate SAFETY_INT
16	PRT_TX_ABORTED	R/W	0x0	Enables SAFETY_RAW.PRT_TX_ABORTED to activate SAFETY_INT
9	MH_TX_ABORT	R/W	0x0	Enables SAFETY_RAW.MH_TX_ABORT to activate SAFETY_INT
8	MH_RX_ABORT	R/W	0x0	Enables SAFETY_RAW.MH_RX_ABORT to activate SAFETY_INT
7	MH_RX_FILTER_ERR	R/W	0x0	Enables SAFETY_RAW.MH_RX_FILTER_ERR to activate SAFETY_INT
6	MH_SAFETY_MISC	R/W	0x0	Enables SAFETY_RAW.MH_SAFETY_MISC to activate SAFETY_INT
5	MH_VB_ACCESS_VIOLATION	R/W	0x0	Enables SAFETY_RAW.MH_VB_ACCESS_VIOLATION to activate SAFETY_INT
4	MH_LMEM_PROT_ERR	R/W	0x0	Enables SAFETY_RAW.MH_LMEM_PROT_ERR to activate SAFETY_INT
3	MH_LMEM_TO_ERR	R/W	0x0	Enables SAFETY_RAW.MH_LMEM_TO_ERR to activate SAFETY_INT
2	MH_LMEM_UERR	R/W	0x0	Enables SAFETY_RAW.MH_LMEM_UERR to activate SAFETY_INT
1	MH_CTB_BC_ERR	R/W	0x0	Enables SAFETY_RAW.MH_CTB_BC_ERR to activate SAFETY_INT (Not applicable in FMM)
0	MH_CTB_BC_TO	R/W	0x0	Enables SAFETY_RAW.MH_CTB_BC_TO to activate SAFETY_INT (Not applicable in FMM)

#### 1.8.2.4 IRC\_CONFIGURATION Address Block

**Table 121. CAPTURING\_MODE register**

IRC configuration register. This register shows the hardware configuration of the IRC concerning the capturing mode of the event inputs. The IP internal events signals coming from the MH and the PRT require an 'edge sensitive' capturing. That is why the value of this register is 0x7 and cannot be changed.

Bit	Field	Mode	Initial Value	Description
2	SAFETY	R	0x1	Capturing mode of SAFETY_RAW register. 0 = Level sensitive 1 = Edge sensitive
1	ERR	R	0x1	Capturing mode of ERR_RAW register. 0 = Level sensitive 1 = Edge sensitive
0	FUNC	R	0x1	Capturing mode of FUNC_RAW register. 0 = Level sensitive 1 = Edge sensitive

### 1.8.2.5 IRC\_AUXILIARY Address Block

Table 122. HDP register

Hardware Debug Port control register

Bit	Field	Mode	Initial Value	Description
0	HDP_SEL	R/W	0x0	Select the driver of the Hardware Debug Port. See also chapter HDP. 0 = Message Handler 1 = Protocol Controller

### 1.8.3 Functional Description

The following table lists the categories and shows the related IRC registers together with the dedicated IRC outputs:

Table 123. IRC Events

Category	IRC Registers	IRC Output
Functional Event	TX_FUNC_RAW, RX_FUNC_RAW, TX_FUNC_CLR, RX_FUNC_CLR, TX_FUNC_ENA, RX_FUNC_ENA	TX_FUNC_INT, RX_FUNC_INT
Error Event	ERR_STS_RAW, ERR_STS_CLR, ERR_STS_ENA	ERR_INT
	SAFETY_RAW, SAFETY_CLR, SAFETY_ENA	SAFETY_INT

For each category, three registers are implemented: xxx\_RAW, xxx\_CLR, and xxx\_ENA. To capture the events, the xxx\_RAW registers are used. These registers provide information about the occurrence of events inside the MH and the PRT. A flag remain set until the HOST CPU clears them by writing a 1 to the corresponding bit position at register xxx\_CLR.

The xxx\_ENA registers control on bit level, whether a certain bit in the xxx\_RAW register can activate the interrupt line xxx\_INT. The interrupt line xxx\_INT gets active high, when at least one RAW/ENA pair is 1, e.g., ERR\_INT gets active high, when **ERR\_STS\_RAW.MH\_RX\_FILTER\_ERR = ERR\_STS\_ENA.MH\_RX\_FILTER\_ERR = 1**.

Interrupt generation from XXX\_RAW register has higher priority over interrupt clearing. If the host writes to xxx\_CLR at the same time when the corresponding xxx\_RAW bit is getting updated, then xxx\_RAW register bit remains set and will not be cleared.

In case of TX\_FUNC\_RAW events, MH\_TXPQ\_DEQ (TXPQ element dequeued successfully) and MH\_TXFQ\_DEQ (TXFQ element dequeued successfully) interrupt flags are not provided. This is indirectly understood from the combination of the two interrupts

->PRT\_TX\_EVT and MH\_TXPQ\_DEQ\_NO\_TX\_IRQ for TXPQ  
->PRT\_TX\_EVT and MH\_TXFQ\_DEQ\_NO\_TX\_IRQ for TXFQ

Note that IRC works on HOST\_CLK\_AON clock.

Details provided by register definitions.

The following table shows the connection between the event outputs of the modules MH and PRT and the registers fields of the IRC.

#### 1.8.3.1 IRC Flags and Source Ports

Table 124. IRC Flags and Source Ports (page 1 of 2)

Register	IRC Field Name	MH Port Name	PRT Port Name
TX_FUNC_RAW	PRT_TX_EVT	NA	TX_EVT
	MH_CTB_TX_BC_REQ (Not Applicable for FMM)	FUNC_CTB_TX_BC_REQ_IRQ (Not Applicable for FMM)	NA
	MH_TEFQ_DEQ	FUNC_TEFQ_DEQ_IRQ	NA
	MH_TEFQ_ENQ	FUNC_TEFQ_ENQ_IRQ	NA
	MH_TXPQ_ENQ	FUNC_TXPQ_ENQ_IRQ	NA
	MH_TXFQ_ENQ	FUNC_TXFQ_ENQ_IRQ	NA

Table 124. IRC Flags and Source Ports (page 2 of 2)

Register	IRC Field Name	MH Port Name	PRT Port Name
RX_FUNC_RAW	PRT_RX_EVT	NA	RX_EVT
	MH_RX_MSG_ALERT	FUNC_MH_RX_MSG_ALERT	NA
	MH_RX_FILTER_MATCH	FUNC_MH_RX_FILTER_MATCH_IRQ	NA
	MH_CTB_RX_BC_REQ (Not Applicable for FMM)	FUNC_CTB_RX_BC_REQ_IRQ (Not Applicable for FMM)	NA
	MH_RXFQ1_DEQ	FUNC_RXFQ1_DEQ_IRQ	NA
	MH_RXFQ0_DEQ	FUNC_RXFQ0_DEQ_IRQ	NA
	MH_RXFQ1_ENQ	FUNC_RXFQ1_ENQ_IRQ	NA
	MH_RXFQ0_ENQ	FUNC_RXFQ0_ENQ_IRQ	NA
ERR_STS_RAW	PRT_BUS_ON	NA	BUS_ON
	PRT_E_ACTIVE	NA	E_ACTIVE
	PRT_BUS_OFF	NA	BUS_OFF
	PRT_E_PASSIVE	NA	E_PASSIVE
	PRT_BUS_ERR	NA	BUS_ERR
	PRT_IFF	NA	IFF_RQ
	PRT_STOP	ERR_STS_PRT_STOP_IRQ	NA
	MH_VB_NO_SA	ERR_STS_VB_NO_SA_IRQ	NA
	MH_QUEUE_ACCESS_VIOLATION	ERR_STS_QUEUE_ACCESS_VIOLATION_IRQ	NA
	MH_LMEM_CERR	ERR_STS_LMEM_CERR_IRQ	NA
	MH_RXFQ1_DROP	ERR_STS_RXFQ1_DROP_IRQ	NA
	MH_RXFQ0_DROP	ERR_STS_RXFQ0_DROP_IRQ	NA
	MH_TEFQ_DROP	ERR_STS_TEFQ_DROP_IRQ	NA
	MH_TXPQ_DEQ_NO_TX	ERR_STS_TXPQ_DEQ_NO_TX_IRQ	NA
	HOST_ARA	NA	NA
	MH_TXFQ_DEQ_NO_TX	ERR_STS_TXFQ_DEQ_NO_TX_IRQ	NA
SAFETY_RAW	PRT_RX_DO	NA	RX_DO
	PRT_TX_DU	NA	TX_DU
	PRT_USOS	NA	USOS
	PRT_TX_ABORTED	NA	ABORTED
	MH_TX_ABORT	SAFETY_TX_ABORT_IRQ	NA
	MH_RX_ABORT	SAFETY_RX_ABORT_IRQ	NA
	MH_RX_FILTER_ERR	SAFETY_RX_FILTER_ERR_IRQ	NA
	MH_SAFETY_MISC	SAFETY_MISC_IRQ	NA
	MH_VB_ACCESS_VIOLATION	SAFETY_VB_ACCESS_VIOLATION_IRQ	NA
	MH_LMEM_PROT_ERR	SAFETY_LMEM_PROT_ERR_IRQ	NA
	MH_LMEM_TO_ERR	SAFETY_LMEM_TO_ERR_IRQ	NA
	MH_LMEM_UERR	SAFETY_LMEM_UERR_IRQ	NA
	MH_CTB_BC_ERR (Not Applicable for FMM)	SAFETY_CTB_BC_ERR_IRQ (Not Applicable for FMM)	NA
	MH_CTB_BC_TO (Not Applicable for FMM)	SAFETY_CTB_BC_TO_IRQ (Not Applicable for FMM)	NA

Note that HOST\_ARA is an 'OR' of HOST\_ARA from VBM and HOST\_ARA interrupt from AHB to APB Bridge. HOST\_ARA interrupt is raised by the bridge if there is an illegal access to any of the registers in IRC, MH and PRT. Refer section 1.4.2.1 AHB (Advanced High performance Bus) to APB (Advanced Peripheral Bus) Bridge for details.

## 1.9 Clock Domains and Resets

### 1.9.1 Clock Domains

The XS\_CAN IP is split into three clock domains.  
 TIMEBASE Clock Domain for timebase CDC  
 CAN Clock Domain for PRT  
 HOST Clock Domain for all other modules

Only the rising edge of the clocks are considered for operation.




Figure 52. XS\_CAN\_TOP Clock & Reset

These three clock domains provide flexibility for XS\_CAN IP integration. If less than three domains are required, domains can be bound together by using the same clock and reset sources.

The integrator should check, which embedded CDC modules become obsolete and should replace those by dummy architectures, to reduce gate count.

These are the supported clock frequencies for the clock domains HOST, CAN and TIMEBASE:

HOST: min. 40MHz, typ. 160MHz, 200MHz, max. 320MHz

Customers may also use other frequencies within this range.

Note that the frequency of the MH clock impacts the performance of the message handling, e.g., message filtering.

TIMEBASE: min. 80MHz, typ. 160MHz, max. 320MHz  
Customers may also use other frequencies within this range.

CAN: min 20MHz, typ.40MHz,80MHz,max 160MHz.

CAN clock characteristics are as mentioned in CiA 612-1.

According to CiA 612-1, for CAN XL data bit rates of up to 20Mbps, CAN clock of 160MHz should be used. For CAN XL data bit rate limited devices up to 5Mbps, CAN clock of 80MHz can be used.

According to CiA 601-3, for CAN FD data bit rates of up to 8Mbps, CAN clock of 80MHz should be used. for CAN FD data bit rate limited devices up to 2 Mbps, CAN clock of 40MHz can be used.

All clock ratios between 1:5 and 4:1 can be used for CAN clock to HOST clock. For eg. 1:1,1:2, 3:1, 3:2 are all supported.

Integrator must check the host clock frequency requirements using the Excel sheet provided based on the use case.

All clock domains can be supplied with clocks which are asynchronous to each other. The XS\_CAN IP internally handles all clock domain crossings, fully transparent for the user.

The XS\_CAN IP gets two types of clock inputs. One type of clock that goes to the submodule's APB configuration interface (HOST\_CLK\_AON and CAN\_CLK\_AON) should always be on and never turned off during operation. The second type of clock (HOST\_CLK and CAN\_CLK) is for internal logic and could be switched off for power down mode. The clock to clock checker module checks the HOST\_CLK and CAN\_CLK and provides information to MH and PRT whether clock is on or off.

XXX\_CLK and XXX\_CLK\_AON must be of the same frequency and phase aligned. If XXX\_CLK is turned on after switching off during the power down phase, it must be aligned with XXX\_CLK\_AON without any change in frequency or phase. It is recommended to generate XXX\_CLK and XXX\_CLK\_AON from the same source.

All internal Flip Flops of the XS\_CAN IP take over the data triggered by the rising clock edge. The following chapters describe all CDC components used for internal clock domain crossings. All CDC components provide a hardware parameter SYNC\_FF\_COUNT\_G, which defines the number of synchronization flip-flops in series. For the XS\_CAN IP, the parameter is set to the default, which is two FFs in series. It is not recommended to change the value, because this has an impact for the latency of the CDC and therefore affects the IP function. This is the reason, why those parameters are not exposed at top level.

### 1.9.1.1 Behavior While Not Clocked

Here below is the XS\_CAN behavior when its clocks are off:

- Accessing the HOST\_AHB interface when the HOST\_CLK\_AON is inactive will result in a hang-up.
- Accessing the PRT through the APB interface, when the CAN\_CLK\_AON is inactive, should result in a timeout at the host side. There is no timer inside the IP for tracking this.

### 1.9.1.2 CDC Modules

#### 1.9.1.2.1 CDC for PRT Events and PRT\_STOP\_IMMD\_REQ signal from MH

Event signals of the XS\_CAN that are driven by the Protocol Controller in the CAN clock domain and are captured by the Interrupt Controller located in the HOST clock domain. The signal PRT\_STOP\_IMMD\_REQ is driven by the message handler from HOST clock domain and is used by the Protocol Controller in the CAN clock domain. The module CDC\_EVENTS is used for this clock domain crossing.

The PRT provides single clock cycle active high pulses when an event occurs. The CDC ensures, that such pulses will be transferred to the destination and are again single clock cycle active high pulses.

The complete list of PRT events is shown in IRC register definition, i.e., the one with prefix PRT.



Figure 53. CDC\_EVENTS

CDC\_EVENTS makes the synchronization of all 13 event lines coming from the PRT. It is built from 13 instances of CDC\_PULSE\_FLOW, each synchronizing a single event line.

The following section provides details about the CDC\_PULSE\_FLOW.

### 1.9.1.2.2 CDC Pulse Flow

The CDC Pulse Flow design is a clock domain crossing component. It synchronizes incoming pulses at a source clock domain to a destination clock domain. Thereby the design can store incoming pulses while it is transferring a prior pulse.

#### 1) Features

- ▶ Transfer of pulses from source block side to destination clock side
- ▶ The clock frequencies may have any ratio
- ▶ The clock may have any phase relation
- ▶ Storing of incoming pulses while the component is occupied with a prior pulse transfer
- ▶ The number of pulses the design is able to store can be defined by design parameters

#### 2) Block Diagram




Figure 54. Block Diagram of CDC Pulse Flow

#### 3) Hardware Interface

Not applicable.

#### 4) Software Interface

Not applicable.

#### 5) Functional Description

The design transfers incoming pulses from the source clock domain (SRC) to the destination clock domain (DST). A pulse is defined as a sequence of “0” – “1” – “0”. The input signal for the pulses at the source clock domain is SRC\_PULSE. The output signal for the pulses synchronized to the destination clock domain is DST\_PULSE.

If pulses arrive while the design is still transferring a prior pulse the new pulse(s) are stored.

Over two generic parameters PULSE\_COUNT\_WIDTH\_G and PULSE\_COUNT\_MAX\_G the amount of stored pulses can be defined.

If parameter values are set so that every incoming pulse over a defined time period can be stored (no counter overflow) all pulses at the source side are generated at the destination side, too. If parameter values are used that this is not the case, the design will transport as much as possible pulses, but the number of pulses at the destination side can be less than at the source side.

The following timing diagrams give two examples.

Setup of the first timing diagram:

- ▶ Clock frequency ratio (SRC:DST):1:2

- ▶ SRC\_RESET\_N and DST\_RESET\_N are active low
- ▶ A fast sequence of ten pulses followed by a single pulse later
- ▶ The design is able to store two pulses; design parameter PULSE\_COUNT\_MAX\_G = 2




Figure 55. Waveform: PULSE\_COUNT\_MAX\_G = 2

As shown in the timing diagram a fast pulse sequence of ten pulses arrives at signal SRC\_PULSE followed by a single pulse some time later.

The internal signal PULSE\_CNT\_REG counts the stored pulses. It is increased if a new pulse arrives at the input SRC\_PULSE without an acknowledge pulse (SRC\_PULSE\_ACK\_S) which comes from the clock domain crossing block that a pulse has been transferred. The counter is decreased if an acknowledge pulse (SRC\_PULSE\_ACK\_S) occurs without an input pulse at SRC\_PULSE. In all other cases the counter stays unmodified.

It can be seen that in this implementation the design is not able to store all incoming pulses, but only two. Thus only four of the ten incoming pulses are transferred to the destination side. But it is guaranteed that after the last incoming pulse of such a fast pulse sequence there is always one or more pulses at the destination side.

Setup of the second timing diagram:

- ▶ Clock frequency ratio (SRC:DST):1:2 (as before)
- ▶ SRC\_RESET\_N and DST\_RESET\_N are active low
- ▶ A fast sequence of ten pulses followed by a single pulse later (as before)
- ▶ The design is able to store 16 pulses; design parameter PULSE\_COUNT\_MAX\_G = 16




Figure 56. Waveform: PULSE\_COUNT\_MAX\_G = 16

It can be seen that in this implementation the design is able transfer all incoming pulses to the destination clock domain. The delay depends to the clock ratio.

## 6) Safety Mechanisms

None.

## 7) Application Information

The design is able to work with any clock frequencies of source clock and destination clock.

The clocks frequencies may have any ratio.

The two clocks may be synchronous or asynchronous.

The active clock edge of the design is the rising edge.

The reset signals SRC\_RESET\_N and DST\_RESET\_N are asynchronous resets.

The reset inputs of both clock domains have to be asserted (set to low) at the same time, and each deasserted (set to high) synchronously to the dedicated domain clock.

The input signal SRC\_PULSE shall be a single pulse signal. This means it is mandatory that the signal is always a '0'-'1'-'0' sequence.

### 8) Verification and Validation Requirements

It is recommended to do a consistency check or lint check.

The design has to be checked by a clock domain crossing check tool.

The design shall be simulated in the target design environment to check that it fulfills all application needs.

### 9) Detailed Design Information

The following figure shows the CDC Pulse Flow design in detail.




Figure 57. CDC Pulse Flow Design

#### a) Port Description

Table 125. CDC Pulse Flow Port Description

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
SRC_CLK	1	I	Clock for SRC clock domain	rising edge	SRC
SRC_RESET_N	1	I	Asynchronous reset for SRC clock domain	low	SRC
SRC_PULSE	1	I	Input of pulse signal	high	SRC
DST_CLK	1	I	Clock for DST clock domain	rising edge	DST
DST_RESET_N	1	I	Asynchronous reset for DST clock domain	low	DST
DST_PULSE	1	O	Output of pulse signal	high	DST

#### b) Parameters

Table 126. CDC Pulse Flow Parameters

Parameter name	Default Value	Description/Constraints
SYNC_FF_COUNT_G	2	number of synchronization flip-flops
PULSE_COUNT_WIDTH_G	2	width of pulse counter
PULSE_COUNT_MAX_G	2	number of pulses the design can store

## c) Memory Needs

Not applicable.

## d) Design Dimensioning Details

The generic parameters how many pulses can be stored shall fulfill the following:

$$\text{PULSE\_COUNT\_MAX\_G} \leq 2^{**}\text{PULSE\_COUNT\_WIDTH\_G} - 1$$

Flip-Flop count of the design:

$$\text{PULSE\_COUNT\_WIDTH\_G} + 4 + 2^{**}\text{SYNC\_FF\_COUNT\_G}$$

With the generic parameter SYNC\_FF\_COUNT\_G the number of synchronization flip-flops can be defined. Depending to the used ASIC technology and the mean time between failure requirements the number of synchronizer flip-flops can be adjusted.

The latency of a first pulse (this mean the design is not occupied by a prior pulse transfer) at the source side to the destination side is:

$$1 * \text{SCR\_CLK period} + (1 + \text{SYNC\_FF\_COUNT\_G} + (+0/-1)) * \text{DST\_CLK period}$$

The latency until a next pulse can be transferred (design is occupied by a prior pulse to be transferred) can be up to:

$$(2 + \text{SYNC\_FF\_COUNT\_G} + (+0/-1)) * \text{SCR\_CLK period} + (1 + \text{SYNC\_FF\_COUNT\_G} + (+0/-1)) * \text{DST\_CLK period}$$

Note: In the formulas above the expression (+0/-1) is used to consider the uncertainty in the delay of the synchronization stage, which depends on the clock phases between SRC\_CLK and DST\_CLK.

## e) Test Concept

Not applicable.

**10) Integration Guidelines**

The design includes the block AE\_SYNC\_FF\_N. This block includes the synchronization flip-flops. The block can be replaced by the IP customer by its own synchronization flip-flop component.

## a) False Path Constraints

With reference to the figure above the timing of the paths

► From register output SRC\_TOGGLE\_X\_REG/Q to register data input SRC2DST\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)/D and

► From register output DST\_PULSE\_ACK\_Y\_REG/Q to register data input DST2SRC\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)/D

are not critical for setup time checks. Therefore, a false path constraint for synthesis to this flip-flops is recommended.

Following false paths are recommended:

```
set_false_path -from [find cell {*x_reg_reg} -hierarchy]
-to [find cell {*sync_y_reg_i0/sync_reg_reg(0)} -hierarchy]
set_false_path -from [find cell {*y_reg_reg} -hierarchy]
-to [find cell {*sync_z_reg_i0/sync_reg_reg(0)} -hierarchy]
```

## b) Maximum Delay Constraints

To avoid a potential metastable state at the synchronizer flip-flops (SYNC\_REG(0), ..., SYNC\_REG (sync\_ff\_count\_g-1)), the paths between two synchronizer flip-flops should be as short as possible (i.e., two flip-flops should be placed together as close as possible). At least for ASIC back-end flow and FPGA synthesis tools it is recommended to specify additionally a maximum delay on dedicated signal paths.

As a result, it is recommended to constraint a maximum path delay from flip-flop SYNC\_REG(0) to SYNC\_REG(1) and probably for all further synchronizer flip-flop pairs e.g., SYNC\_REG(1) to SYNC\_REG(2) and so on.


The propagation delay on the domain crossing paths should also be constrained. It is recommended that the maximum propagation delay does not exceeds the value of one destination clock period minus the setup time of destination Flip-flop on the following paths:

- ▶ From Flip-flop SRC\_TOGGLE\_X\_REG to Flip-flop SRC2DST\_SYNC\_Y\_REG\_I0/SYNC\_REG(0) (propagation delay  $\Delta t_{xy}$ )
- ▶ From Flip-flop DST\_PULSE\_ACK\_Y\_REG to Flip-flop DST2SRC\_SYNC\_Z\_REG\_I0/REG\_SYNC(0) (propagation delay  $\Delta t_{yz}$ )

**1.9.1.2.3 CDC for ENABLE**

The ENABLE signal is driven by the Protocol Controller in the CAN clock domain and is used by the Message Handler located in the HOST clock domain.

The module CDC\_SIGNAL is used for this clock domain crossing.



**Figure 58. CDC\_SIGNAL**

The following section provides details about the embedded CDC component.

**1.9.1.2.3.1 CDC Signal**


The CDC Signal design is a clock domain crossing component. It synchronizes an input signal level at a source clock domain to a destination clock domain.

**1) Features**

The components has the following features:

- ▶ Transfer of signal level from source clock side to destination clock side
- ▶ The clock frequencies may have any ratio
- ▶ The clocks may have any phase relation

**2) Block Diagram**



**Figure 59. Block Diagram of CDC\_SIGNAL**

**3) Hardware Interface**

Not applicable.

**4) Software Interface**

Not applicable.

**5) Functional Description**

The design transfers the level of a signal from the source clock domain (SRC) to the destination clock domain (DST). The input signal is SRC\_SIG. The output signal is DST\_SIG.

An additional output signal SRC\_FREE at the source clock domain shows if the design is free to transfer a new level change of SRC\_SIG or still occupied to transfer the last level change. The usage of this signal is optional and depends to the application or design which instantiates this CDC component.

If the input signal SRC\_SIG is changed while SRC\_FREE is zero then it will took more time until the signal level change is transferred to the destination side (see 1.7, too).


It is mandatory that during SRC\_FREE is zero the input signal isn't changed more than once. Otherwise it is undefined if such a short pulse is available at the destination side.

The following timing diagrams give some examples of signal level changes. For all examples in this documentation the generic parameter SYNC\_FF\_COUNT\_G is set to 2.

Setup of the timing diagrams:

- ▶ Clock frequency ratio (SRC:DST):4:1 (10MHz:2,5MHz)

In the first timing diagram a relaxed timing of the input signal SRC\_SIG is shown.



**Figure 60. Relaxed Timing of SRC\_SIG**

Signal SRC\_SIG changes its level from zero to one at 1000ns. One SRC\_CLK cycle later at 1100ns the output signal SRC\_FREE changes to zero to show that a transfer is ongoing. At 1600ns output signal DST\_SIG changes its level to one. At 1800ns signal SRC\_FREE changes to one again to show that the CDC component is free to transfer a new signal level.

At 2500ns a new signal level change at SRC\_SIG now from one to zero occurs.

In the next timing diagram two consecutive signal level changes occurs as fast as possible (one source clock cycle between the edges).




Figure 61. SRC\_SIG at One Pulse High

The first change at 1700ns is processed as described above for the first timing diagram. But here in the second timing diagram a second signal level change at SRC\_SIG just one source clock cycles later is done.

The CDC component transfers the first signal change which is shown by setting SRC\_FREE to zero. The second signal level change can't be processed at this time.

At 2400ns the first signal level change is available at output DST\_SIG. Two source clock cycles (200ns) later at 2600ns the output signal SRC\_FREE shows that the design is ready to transfer a new signal level change. This is the time the second signal level change is transferred to the destination side.

In the third timing diagram a situation is shown where not all signal level changes are transferred, because the changes arrive faster at the input than they can be propagated to the destination side due to the given clock ratio.




Figure 62. SRC\_SIG with 3 Consecutive Changes

Three consecutive signal level changes occur at 1000ns, 1100ns and 1800ns. The second signal level change at 1100ns occurs during the design is transferring the first change. The 3rd signal level change at 1800ns occurs just when the CDC component gets free from the 1st change. Thus the 2nd change at 1100ns isn't seen and nothing has to be transferred, because the signal level after the 1st change and the 3rd change is the same. The timing diagram shows the maximum time a signal level at the input SRC\_SIG isn't transferred to DST\_SIG corresponding to the used clock periods of SRC\_CLK and DST\_CLK.

## 6) Safety Mechanisms

None.

## 7) Application Information

The design is able to work with any clock frequencies of source clock and destination clock.

The clocks frequencies may have any ratio.

The two clocks may be synchronous or asynchronous.

The active clock edge of the design is the rising edge.

The reset signals SRC\_RESET\_N and DST\_RESET\_N are asynchronous resets.

The reset inputs of both clock domains have to be asserted (set to low) at the same time, and each deasserted (set to high) synchronously to the dedicated domain clock.

The duration until a signal level change at SRC\_SIG is transferred to DST\_SIG is:

$$1 * SCR\_CLK \text{ period} + (\text{SYNC\_FF\_COUNT\_G} (+0/-1)) * DST\_CLK \text{ period}$$

Note: In the formula above the expression (+0/-1) is used to consider the uncertainty in the delay of the synchronization stage, which depends on the clock phases between SRC\_CLK and DST\_CLK.

The duration until an SRC\_FREE is zero after a signal level change is:

$$1 * SCR\_CLK \text{ period}$$

The duration until an SRC\_FREE is one again after a signal level change is:

$$(1 + \text{SYNC\_FF\_COUNT\_G} (+1)) * SCR\_CLK \text{ period} + (\text{SYNC\_FF\_COUNT\_G} (+1)) * DST\_CLK \text{ period}$$

Note: In the formula above (+1) is used to show that there is an uncertainty of one additional SRC\_CLK and DST\_CLK clock period if the two clocks are not an integer multiple of each other (phase shift of the two clocks is always zero).

It is mandatory that during SRC\_FREE is zero only one signal level change at SRC\_SIG is done.

The time period during only one signal level change may occur at SRC\_SIG depends to the two clock periods for source and destination side:

$$(\text{SYNC\_FF\_COUNT\_G} + (+1)) * SCR\_CLK \text{ period} + (\text{SYNC\_FF\_COUNT\_G} + (+1)) * DST\_CLK \text{ period}$$

Note: In the formula above (+1) is used to show that there is an uncertainty of one additional SRC\_CLK and/or DST\_CLK clock period if the two clocks are not an integer multiple of each other (phase shift of the two clocks is always zero).

Note: This CDC component is not designed to transfer pulses (0-1-0 / 1-0-1). Therefore, another CDC component e.g., CDC Pulse or CDC Pulse Flow should be used.

## 8) Verification and Validation Requirements

It is recommended to do a consistency check or lint check.

The design has to be checked by a clock domain crossing check tool.

The design shall be simulated in the target design environment to check that it fulfills all application needs.

## 9) Detailed Design Information

The following figure shows the CDC Signal design in detail.




Figure 63. CDC\_SIGNAL Flow Design

a) Port Description

Table 127. CDC Signal Port Description

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
SRC_CLK	1	I	Clock for SRC clock domain	rising edge	SRC
SRC_RESET_N	1	I	Asynchronous reset for SRC clock domain	low	SRC
SRC_SIG	1	I	Signal for clock domain crossing (input)	high	SRC
SRC_FREE	1	O	Output signal which shows if component is free	high	SRC
DST_CLK	1	I	Clock for DST clock domain	rising edge	DST
DST_RESET_N	1	I	Asynchronous reset for DST clock domain	low	DST
DST_SIG	1	O	Signal for clock domain crossing (output)	high	DST

b) Parameters

Table 128. CDC Signal Parameters

Parameter name	Default Value	Description/Constraints
SYNC_FF_COUNT_G	2	number of synchronization flip-flops
OUTVAL4RESET_G	0	default value of all FFs in the design and of signal DST_SIG

c) Memory Needs

Not applicable.

d) Design Dimensioning Details

Flip-Flop count of the design:

$$1 + 4 * SYNC\_FF\_COUNT\_G$$

With the generic parameter SYNC\_FF\_COUNT\_G the number of synchronization flip-flops can be defined. Depending to the used ASIC technology and the mean time between failure requirements the number of synchronizer flip-flops can be adjusted.

10) Integration Guidelines

The design includes the block AE\_SYNC\_FF. This block includes the synchronization flip-flops. The block can be replaced by the IP customer by its own synchronization flip-flop component.

a) False Path Constraints

With reference to the figure above the timing of the paths

- ▶ From register output SRC\_SIG\_X\_REG/Q
- ▶ To register data input SIG\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)/D and
- ▶ From register output SIG\_SYNC\_Y\_REG\_I0/SYNC\_REG(sync\_ff\_count\_g-1)/Q
- ▶ Alias signal DST\_ISIG\_Y\_S
- ▶ To register data input ACK\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)/D

are not critical for setup time checks. Therefore, a false path constraint for synthesis to this flip-flops is recommended.

Following false paths are recommended:

```
set_false_path -from [find cell {*x_reg_reg} -hierarchy]
- to [find cell {*sync_y_reg_i0/sync_reg_reg(0)} -hierarchy]
set_false_path -from [find cell {*sync_y_reg_i0/sync_reg_reg(sync_ff_count_g-1)} -hierarchy]
- to [find cell {*sync_z_reg_i0/sync_reg_reg(0)} -hierarchy]
```

#### b) Maximum Delay Constraint

To avoid a potential metastable state at the synchronizer flip-flops (SYNC\_REG(0), ..., SYNC\_REG(sync\_ff\_count\_g-1)), the paths between two synchronizer flip-flops should be as short as possible (i.e., two flip-flops should be placed together as close as possible). At least for ASIC back-end flow and FPGA synthesis tools it is recommended to specify additionally a maximum delay on dedicated signal paths.

As a result, it is recommended to constraint a maximum path delay from flip-flop SYNC\_REG(0) to SYNC\_REG(1) and probably for all further synchronizer flip-flop pairs e.g., SYNC\_REG(1) to SYNC\_REG(2) and so on.

The propagation delay on the domain crossing paths should also be constrained. It is recommended that the maximum propagation delay does not exceeds the value of one destination clock period minus the setup time of destination Flip-flop on the following paths:

- ▶ From Flip-flop SRC\_SIG\_X\_REG to Flip-flop REQ\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{xy}$ )
- ▶ From Flip-flop REQ\_SYNC\_Y\_REG\_I0/SYNC\_REG(sync\_ff\_count\_g-1) to Flip-flop ACK\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{yz}$ )

#### 1.9.1.2.4 CDC for busses

The XS\_CAN IP uses three different busses to interchange data between local modules, i.e., REG\_APB, TX\_MSG and RX\_MSG. Each bus is divided into channels which all have a common behavior.

Such a channel has its own two-way flow control; thus, both the source and destination can control the transfer rate. The source signals new data to be transferred by asserting VALID=1 and keeps its information stable until the transfer occurs. The Transfer occurred when destination acknowledges by asserting READY=1.

All CDCs for the busses are based on one design, which is making the clock domain crossing for a single channel.




Figure 64. CDC\_CHANNEL

The following table shows the latencies of the CDC\_CHANNEL for different clock period ratios between HOST and CAN clock domain. CDC\_CHANNEL parameter SYNC\_FF\_COUNT\_G=2. The first column is the ratio of the clock period between HOST and CAN clock domain. The second column is the latency (unit is HOST clock cycles) to forward a transfer from HOST to the CAN clock domain, i.e., at CDC\_CHANNEL: SRC\_VALID=SRC\_READY=1 until DST\_VALID=1. It is relevant for the Write Data Channel of the CDC\_TX\_MSG. The third column is the latency (unit is HOST clock cycles) to forward a transfer from CAN to the HOST clock domain, i.e., at CDC\_CHANNEL: SRC\_VALID=SRC\_READY=1 until

DST\_VALID=1. It is relevant for the Write Response Channel of the CDC\_TX\_MSG and the Write Data Channel of the CDC\_RX\_MSG.

Table 129. CDC Channel Latency

Clock Period HOST:CAN	Latency [HOST cycles] HOST-> CAN	Latency [HOST cycles] CAN-> HOST
1:1	5	5
1:2	9	6
1:4	17	8




Figure 65. CDC\_APB Block Diagram

The CDC\_APB is used for the register interface REG\_APB of the PRT and makes the clock domain crossing between HOST clock domain and CAN clock domain.

The signals coming from APB Multiplexer (APB master) pass through CDC\_APB to the destination PRT (APB Slave). When a new transaction is initiated (PSEL and PENABLE are 1), CDC\_CHANNEL\_I0 block performs the CDC operation for PSEL, PADDR, PWDATA, PWRITE and PPROT from HOST\_CLK\_AON domain to CAN\_CLK\_AON domain.

In APB, there has to be a 1 clock cycle delay between PSEL and PENABLE signal. As a result, CDC\_CHANNEL\_I1 is used to perform the CDC for PENABLE signal.

The signals coming from the PRT to APB Mux PRADATA, PSLVERR, PREADY passes through CDC\_CHANNEL\_I2 to undergo the CDC from CAN\_CLK\_AON domain to HOST\_CLK\_AON domain.

The following figure shows the application of the CDC\_CHANNEL for the clock domain crossing of the TX\_MSG interface. This component is named CDC\_TX\_MSG.




Figure 66. CDC\_TX\_MSG

The TX\_MSG interface is driven by the Message Handler in the HOST clock domain and is connected to the PRT in the CAN clock domain.

The following figure shows the application of the CDC\_CHANNEL for the clock domain crossing of the RX\_MSG interface. This component is named CDC\_RX\_MSG.




Figure 67. CDC\_RX\_MSG

The RX\_MSG interface is driven by the PRT in the CAN clock domain and is connected to the Message Handler in the HOST clock domain.

The following section provides details about the embedded CDC component.

### 1.9.1.2.5 CDC Channel

The CDC\_CHANNEL is a clock domain crossing component which transports a channel from a source clock domain (SRC) to a destination clock domain (DST).

A channel consists of a data packet (PACKET) and a two-way flow control (VALID and READY). The source signals a new packet to be transferred by asserting SRC\_VALID=1 and keeps SRC\_PACKET valid until the transfer occurs. The transfer occurred when SRC\_VALID and SRC\_READY are both one. This triggers an CDC\_CHANNEL internal clock domain crossing and thus the packet is applied to the destination, i.e., DST\_PACKET=SRC\_PACKET and DST\_VALID=1. The destination acknowledges the packet by asserting DST\_READY. The transfer to the destination occurred when DST\_VALID and DST\_READY are both one.

A transfer at the source clock domain will always be propagated to the destination clock domain and can't be aborted. The CDC\_CHANNEL could be used for channel based bus interfaces RX\_MSG and TX\_MSG.

### 1) Features

The component has the following features:

- ▶ Transport of one channel from a source clock domain to a destination clock domain
- ▶ The channel consists of a data packet (PACKET) and a two-way flow control (VALID and READY)






Figure 69. CDC\_CHANNEL Timing Diagram

Note: Resets are not active (SRC\_RESET\_N=1, DST\_RESET\_N=1)

At t1 the access starts at the source clock domain by applying SRC\_VALID and SRC\_PACKET. Due to the fact that SRC\_READY is already one, the transfer into Source Packet Buffer is done at t2.

At t3, the internal clock domain crossing into the Destination Packet Buffer has been finished and DST\_VALID is set to one and DST\_PACKET gets the value which SRC\_PACKET had at t1. This data-handover will be signaled to the source clock domain to free-up the Source Packet Buffer, thus SRC\_READY gets one at t5.

At t4 the destination rises DST\_READY. One clock cycle later, at t5, DST\_VALID is set to zero and the transfer at the destination clock domain is done. From now signal DST\_PACKET is no longer valid, but stays unchanged until new data is available, which can happen at any time.

In the following some more accesses are shown. The clock frequency ratio (SRC:DST) for the example below is 1:4.




Figure 70. Waveform: Clock Frequency 1:4

The diagram shows five transfers at the source interface, where SRC\_PACKET has the following values: 0x0AFFE004, 0x0, 0xFFFFFFFF, 0x0 and 0x0AFFE0014. The source provides data back-to-back, so signal SRC\_VALID stays active while that access sequence. Every time a new transfer has been forwarded to the Destination Packet Buffer the source interface is ready for a new transfer (SRC\_READY gets one).

At the destination interface, the acknowledge from the destination (DST\_READY) will be varied.

At the first transfer DST\_READY is set to one a single clock cycle after DST\_VALID is set to one.

At the second transfer DST\_READY is already set when DST\_VALID is set to one.

At the third transfer DST\_READY is set many clock cycles after DST\_VALID. During this time the clock domain crossing of a new transfer has already been completed, i.e. the new packet is available in the destination clock domain for the

Destination Packet Buffer. Thus signal DST\_VALID stays active at one when DST\_READY is set, because one clock cycle later the new DST\_PACKET is applied to the destination interface.

Note: The timing diagram doesn't show the 5th transfer at the destination interface.

**6) Safety Mechanisms**

None.

**7) Application Information**

The design is able to work with any clock frequencies of source clock and destination clock.

The clocks frequencies may have any ratio.

The two clocks may be synchronous or asynchronous.

The active clock edge of the design is the rising edge.

The reset signals SRC\_RESET\_N and DST\_RESET\_N are asynchronous resets, active-low.

The reset inputs of both clock domains have to be asserted (set to low) at the same time, and each deasserted (set to high) synchronously to the dedicated domain clock.

Signal SRC\_READY is set by default (ready before valid).

A second transfer at the source interface is acknowledged as soon as a prior transfer is forwarded to the Destination Packet Buffer, i.e., independent of the transfer at the destination interface.

If a first transfer is pending at the destination clock domain and a second transfer is accepted at the source interface, the CDC\_CHANNEL will not accept any further transfers.

**8) Verification and Validation Requirements**


It is recommended to do a consistency check or lint check.

The design has to be checked by a clock domain crossing check tool.

The design shall be simulated in the target design environment to check that it fulfills all application needs.

**9) Detailed Design Information**

The following figure shows the CDC\_CHANNEL design in detail.



**Figure 71. CDC\_CHANNEL Flow Design**

a) Port Description

**Table 130. CDC Channel Port Description (page 1 of 2)**

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
SRC_CLK	1	I	Clock for SRC clock domain	rising edge	SRC
SRC_RESET_N	1	I	Asynchronous reset for SRC clock domain	low	SRC
SRC_VALID	1	I	Source valid	high	SRC

Table 130. CDC Channel Port Description (page 2 of 2)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
SRC_READY	1	O	Source ready	high	SRC
SRC_PACKET	PACKET_WIDTH_G	I	Source data packet	na	SRC
DST_CLK	1	I	Clock for DST clock domain	rising edge	DST
DST_RESET_N	1	I	Asynchronous reset for DST clock domain	low	DST
DST_VALID	1	O	Destination valid	high	DST
DST_READY	1	I	Destination ready	high	DST
DST_PACKET	PACKET_WIDTH_G	O	Destination data packet	na	DST

## b) Parameters

Table 131. CDC Channel Parameters

Parameter name	Default Value	Description/Constraints
SYNC_FF_COUNT_G	2	number of synchronization flip-flops
PACKET_WIDTH_G	34	Width of SRC_PACKET and DST_PACKET

## c) Memory Needs

Not applicable.

## d) Design Dimensioning Details

Flip-Flop count of the design:  $7 + 2 * \text{PACKET\_WIDTH\_G} + 2 * \text{SYNC\_FF\_COUNT\_G}$

The generic parameter `PACKET_WIDTH_G` is the width of signal `SRC_PACKET` and signal `DST_PACKET`. Corresponding to this the flip-flop count scales to buffer these signals.

With the generic parameter `SYNC_FF_COUNT_G` the number of synchronization flip-flops can be defined. Depending to the used ASIC technology and the mean time between failure requirements the number of synchronizer flip-flops can be adjusted.

The latency between the transfer at source interface (`SRC_VALID=1` and `SRC_READY=1`) and data available at destination interface (`DST_VALID=1`) is:  
 $(1 * \text{SRC\_CLK period}) + ((\text{SYNC\_FF\_COUNT\_G} + (+0/-1) + 2) * \text{DST\_CLK period})$

The latency until an acknowledge for the successful transfer of a channel from the source clock domain to the destination clock domain (`DST_VALID=1` and corresponding `DST_PACKET`) is transferred back to the source clock domain and clearing the pending flag and `SRC_READY` getting one is:  
 $(\text{SYNC\_FF\_COUNT\_G} + (+0/-1) + 2) * \text{SRC\_CLK period}$

Note: In the formulas above the expression  $(+0/-1)$  is used to consider the uncertainty in the delay of the synchronization stage, which depends on the clock phases between `SRC_CLK` and `DST_CLK`.

## e) Test Concept

Not applicable.

**10) Integration Guidelines**

The design includes the block `AE_SYNC_FF_N`. This block includes the synchronization flip-flops. The block can be replaced by the semiconductor vendor by its own synchronization flip-flop component.

## a) False Path Constraints

With reference to the figure above the timing of the paths

- From register output `SRC_REQ_P2E_X_REG/Q`

- ▶ To register data input REQ\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)/D and
  - ▶ From register output DST\_ACK\_P2E\_Y\_REG/Q
  - ▶ To register data input ACK\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)/D
- are not critical for setup time checks. Therefore, a false path constraint for synthesis to this flip-flops is recommended.

Following false paths are recommended:

```
set_false_path -from [find cell {*x_reg_reg} -hierarchy]
- to [find cell {*sync_y_reg_i0/sync_reg_reg(0)} -hierarchy]
set_false_path -from [find cell {*y_reg_reg} -hierarchy]
- to [find cell {*sync_z_reg_i0/sync_reg_reg(0)} -hierarchy]
```

#### b) Multi Cycle Path Constraints

From the figure above it can be derived that the path delay from the registers SRC\_PACKET\_XX\_REG of the source clock domain to the registers DST\_PACKET\_YY\_REG of the destination clock domain shall not exceed the limit of three times the destination clock period (delay of SRC\_REQ\_P2E\_X\_REG to DST\_PENDING\_REG) minus the setup time of the destination register. Therefore, it is recommended to constraint for synthesis a multi cycle path of 3 for setup time related to the destination clock.

Following multi cycle paths are recommended:

# for bus signals synchronized from src\_clk domain to dst\_clk domain:

```
set_multicycle_path 3 -setup -end
- from [find cell {*xx_reg_reg[*]} -hierarchy]
- to [find cell {*yy_reg_reg[*]} -hierarchy]
```

```
set_multicycle_path 1 -hold -start
- from [find cell {*xx_reg_reg[*]} -hierarchy]
- to [find cell {*yy_reg_reg[*]} -hierarchy]
```

#### c) Maximum Delay Constraints

To avoid a potential metastable state at the synchronizer flip-flops (SYNC\_REG(0), ..., SYNC\_REG(sync\_ff\_count\_g-1)), the paths between two synchronizer flip-flops should be as short as possible (i.e., two flip-flops should be placed together as close as possible). At least for ASIC backend flow and FPGA synthesis tools it is recommended to specify additionally a maximum delay on dedicated signal paths.

As a result, it is recommended to constraint a maximum path delay from flip-flop SYNC\_REG(0) to SYNC\_REG(1) and probably for all further synchronizer flip-flop pairs e.g., SYNC\_REG(1) to SYNC\_REG(2) and so on.

The propagation delay on the domain crossing paths should also be constrained.

It is recommended that the maximum propagation delay does not exceeds the value of one destination clock period minus the setup time of destination Flip-flop on the following paths:

- ▶ From Flip-flop SRC\_REQ\_P2E\_X\_REG to Flip-Flop REQ\_SYNC\_Y\_REG\_I/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{xy}$ )
- ▶ From Flip-flop DST\_ACK\_P2E\_Y\_REG to FlipFlop ACK\_SYNC\_Z\_REG\_I/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{yz}$ )

The maximum propagation delay of three destination clock periods minus the setup time of destination FlipFlop shall not be exceeded on the following paths:

- ▶ From FlipFlops SRC\_PACKET\_XX\_REG to FlipFlops DST\_PACKET\_YY\_REG
- ▶ (propagation delay  $\Delta t_{xxyy}$ )

#### d) Critical Combinational Logic

One critical design element is the multiplexer in front of the flip-flops of DST\_PACKET\_YY\_REG. Because of the fact that some data of the multiplexer come from another clock domain (SRC\_PACKET\_XX\_REG), it is in theory possible that depending on the design of the instantiated/implemented multiplexer a toggling input signal causes a toggling at the multiplexer output. If this toggling at the output occurs near the point in time of the clock edge of the flip-flops DST\_PACKET\_YY\_REG, these flip-flops can fall into a metastable state or switch to an undesired output value.

To avoid potential problems, it is recommended to check in the backend flow that the instantiated multiplexer circuit in front of the destination clock domain flip-flops DST\_PACKET\_YY\_REG is a glitch free design.

#### 1.9.1.2.6 CDC for Timebase

The PRT provides the MH a 64 bit timestamp for each transmitted or received message. The PRT uses the module CDC\_TIMEBASE to capture the time from a SoC timebase. The SoC timebase may be in a separate clock domain.

For timestamping, the PRT tolerates a certain latency, i.e., the time between a request of the PRT for a new timestamp until the new timestamp value must be applied to the PRT. The following table shows the verified clock period ratios between CAN and TIMEBASE clock domain together with the resulting latencies of the CDC\_TIMEBASE. Depending on the phase between CAN and TIMEBASE, the latency can be less, which is not critical.

Note: CDC\_TIMEBASE parameter SYNC\_FF\_COUNT\_G=2.

The first column is the ratio of the clock period between CAN and TIMEBASE clock domain.

The column T\_CAPTURE shows the latency of a capture request in the CAN clock domain until the timestamp value is captured in the TIMEBASE clock domain.

The column T\_PROPAGATE shows the latency until the timestamp value in the TIMEBASE clock domain is propagated to the CAN clock domain.

The column T\_TOTAL shows the latency overall, i.e., the latency of a capture request until the TIMESTAMP gets valid.

**Table 132. CDC Timebase Latency**

Clock Period CAN:TIMEBASE	T_CAPTURE [CAN cycles]	T_PROPAGATE [CAN cycles]	T_TOTAL [CAN cycles]
1:2	7	3	10
1:1	4	3	7
2:1	2,5	3	5,5
4:1	1,75	3	4,75

The following section provides details about the embedded CDC component.

##### 1.9.1.2.6.1 CDC\_TIMEBASE

The CDC\_TIMEBASE design is a clock domain crossing component. It synchronizes an incoming capture request pulse at the CAN clock domain to the TIMEBASE clock domain where it is used to capture a timebase value. This timebase value snapshot alias timestamp is transferred back to the CAN clock domain.

### 1) Features

- ▶ The component has the following features: transfer of capture request from CAN clock domain to TIMEBASE clock domain
- ▶ Transfer of captured timebase value from TIMEBASE clock domain to CAN clock domain
- ▶ Valid signal to show if the timestamp at the CAN clock domain is valid and if a new capture may be requested
- ▶ The clock frequencies may have any ratio
- ▶ The clocks may have any phase relation

### 2) Block Diagram




Figure 72. Block Diagram of CDC\_TIMEBASE

3) Hardware Interface

Not applicable.

4) Software Interface

Not applicable.

5) Functional Description

The design transfers a capture request pulses from the CAN clock domain to the TIMEBASE clock domain. A pulse is defined as a sequence of '0'-'1'-'0'. The capture request signal is CAPTURE.

At the TIMEBASE clock domain the capture request pulse triggers a capturing of the timebase value from signal TIMEBASE\_TIME. After that the captured timebase value is transferred to the CAN clock domain. If done, the signal VALID gets one, indicating that signal TIMESTAMP is now valid.

The signal VALID stays one until a new capture request, i.e. high-pulse at signal CAPTURE. A capturing should only be requested while the CDC\_TIMEBASE is idle, indicated by VALID=1. If a capturing is request while the CDC\_TIMEBASE is occupied to fulfill a previous request, the error event signal CDC\_ERROR is set for one clock cycle.

The following timing diagrams give some examples how CDC\_TIMEBASE works. Setup for the next timing diagrams:

- ▶ Clock Frequency ratio (SRCDST):1:4




Figure 73. Waveform: Single CAPTURE Request

The timing diagram above shows a capture request at signal CAPTURE. One CLK cycle later the VALID signal is cleared ('0') to show that a new request should not be done and that the TIMESTAMP value might change any time and should not evaluated any more.

The capture process is finished when the timebase value `TIMESTAMP` is updated and signal `VALID` is set. Now a new capture request can be done.

The next timing diagram shows the case if a new capture request is done while a previous request isn't finished. The second capture request is done at 6900ns (signal `CAPTURE` is set for one clock cycle) while `VALID` is zero. At time 7000ns signal `CDC_ERROR` is set. (Screen-shot is not up to date, now a pulse is generated.)

It can be seen that the previous capture process is finished one clock cycle later.

A running capture process is not disturbed by a further capture request while signal `VALID` is zero. If signal `VALID` is zero and a capture request (`CAPTURE`) arrives it is undefined if this new capture request is executed.




Figure 74. Waveform: Multiple CAPTURE Requests

## 6) Safety Mechanisms

None.

## 7) Application Information

The design is able to work with any clock frequencies of CAN clock (`CLK`) and Timebase clock (`TIMEBASE_CLK`).

The clocks frequencies may have any ratio.

The two clocks may be synchronous or asynchronous.

The active clock edge of the design is the rising edge.

The reset signals `RESET_N` and `TIMEBASE_RESET_N` are asynchronous resets.

The reset inputs of both clock domains have to be asserted (set to low) at the same time, and each deasserted (set to high) synchronously to the dedicated domain clock.

It is mandatory that signal `CAPTURE` is a single pulse. This means it shall be always a '0'-'1'-'0' sequence.

It is strongly recommended that signal `CAPTURE` is not set while signal `VALID` is zero. Otherwise, the corresponding capture request could be lost.

It is mandatory that signal `TIMESTAMP` is not evaluated if signal `VALID` is zero. Otherwise, a wrong value can be read.

If signal `CAPTURE` is set while signal `VALID` is zero, then event signal `CDC_ERROR` is set for one clock cycle. The usage of signal `CDC_ERROR` is optional.

## 8) Verification and Validation Requirements

It is recommended to do a consistency check or lint check.

The design has to be checked by a clock domain crossing check tool.

The design shall be simulated in the target design environment to check that it fulfills all application needs.

## 9) Detailed Design Information

The following figure shows the `CDC_TIMEBASE` design in detail.




Figure 75. CDC\_TIMEBASE Flow Design

a) Port Description

Table 133. CDC Timebase Port Description

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
CLK	1	I	Clock for CAN clock domain	rising edge	CAN
RESET_N	1	I	Asynchronous reset for CAN clock domain	low	CAN
CAPTURE	1	I	Pulse to trigger capturing of timebase	high-pulse	CAN
NO_SAFETY_NO_CTM	1	I	When it is set to 1, Time Stamp parity generation is disabled in CDC_TIMEBASE	high	CAN
TIMESTAMP	72	O	Captured time	na	CAN
VALID	1	O	TIMESTAMP is valid	high	CAN
CDC_ERROR	1	O	Error signaling: New campture request while CDC is busy	high-pulse	CAN
TIMEBASE_CLK	1	I	Clock for TIMEBASE clock domain	rising edge	TIMEBASE
TIMEBASE_RESET_N	1	I	Asynchronous reset for TIMEBASE clock domain	low	TIMEBASE
TIMEBASE_TIME	64	I	Time vector provided by SoC timebase	na	TIMEBASE

b) Parameters

Table 134. CDC Timebase Parameters

Parameter name	Default Value	Description/Constraints
SYNC_FF_COUNT_G	2	number of synchronization flip-flops

c) Memory Needs

Not applicable.

d) Design Dimensioning Details

Flip-flop count of the design:  $6 + 2 * 64$  (timebase width) +  $2 * SYNC\_FF\_COUNT\_G$

With the generic parameter SYNC\_FF\_COUNT\_G the number of synchronization flip-flops can be defined. Depending to the used ASIC technology and the mean time between failure requirements the number of synchronizer flip-flops can be adjusted.

The latency of a capture request in the CAN clock domain until a timebase value is captured in the TIMEBASE clock domain is:

$$1 * \text{CLK period} + (\text{SYNC\_FF\_COUNT\_G} + (+0/-1) + 1) * \text{TIMEBASE\_CLK period}$$

The latency until the captured timebase value in the TIMEBASE clock domain is transferred to the CAN clock domain is:  $(\text{SYNC\_FF\_COUNT\_G} + (+0/-1) + 1) * \text{CLK period}$

Note: In the formulas above the expression (+0/-1) is used to consider the uncertainty in the delay of the synchronization stage, which depends on the clock phases between CLK and TIMEBASE\_CLK.

e) Test Concept  
Not applicable.

## 10) Integration Guidelines

The design includes the block AE\_SYNC\_FF\_N. This block includes the synchronization flip-flops. The block can be replaced by the IP customer by its own synchronization flip-flop component.

### a) False Path Constraints

With reference to the figure above the timing of the paths

- ▶ From register output REQUEST\_X\_REG/Q
- ▶ To register data input CAPTURE\_REQ\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)/D and
- ▶ From register output TIMEBASE\_CAPTURE\_ACK\_P2E\_Y\_REG/Q
- ▶ To register data input CAPTURE\_ACK\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)/D

are not critical for setup time checks. Therefore, a false path constraint for synthesis to this flip-flops is recommended.

Following false paths are recommended:

```
set_false_path -from [find cell {*x_reg_reg} -hierarchy]
- to [find cell {*sync_y_reg_i0/sync_reg_reg(0)} -hierarchy]
set_false_path -from [find cell {*y_reg_reg} -hierarchy]
- to [find cell {*sync_z_reg_i0/sync_reg_reg(0)} -hierarchy]
```

### b) Multi Cycle Path Constraints

From the figure above it can be derived that the path delay from the bus register TIMEBASE\_TIME\_YY\_REG of the TIMEBASE clock domain to the bus register TIMESTAMP\_ZZ\_REG of the CAN clock domain shall not exceed the limit of two times the CAN clock period (delay of TIMEBASE\_CAPTURE\_ACK\_P2E\_Y\_REG through the synchronizer instance CAPTURE\_ACK\_SYNC\_Z\_REG\_I0) minus the setup time of a synchronizer flip-flop. Therefore, it is recommended to constraint for synthesis a multi cycle path of 2 for setup time related to the CAN clock.

Following multi cycle paths are recommended:

# for bus signals synchronized from timebase\_clk clock domain to clk clock domain:

```
set_multicycle_path 2 -setup -end
- from [find cell {*yy_reg_reg[*]} -hierarchy]
- to [find cell {*zz_reg_reg[*]} -hierarchy]
set_multicycle_path 1 -hold -start
- from [find cell {*yy_reg_reg[*]} -hierarchy]
- to [find cell {*zz_reg_reg[*]} -hierarchy]
```

### c) Maximum Delay Constraints

To avoid a potential metastable state at the synchronizer flip-flops (SYNC\_REG(0), ..., SYNC\_REG(sync\_ff\_count\_g-1)), the paths between two synchronizer flip-flops should be as short as possible (i.e., two flip-flops should be placed together as close as possible). At least for ASIC back-end flow and FPGA synthesis tools it is recommended to specify additionally a maximum delay on dedicated signal paths.

As a result, it is recommended to constraint a maximum path delay from flip-flop SYNC\_REG(0) to SYNC\_REG(1) and probably for all further synchronizer flip-flop pairs e.g., SYNC\_REG(1) to SYNC\_REG(2) and so on.

The propagation delay on the domain crossing paths should also be constrained.

It is recommended that the maximum propagation delay does not exceeds the value of one destination clock period minus the setup time of destination flip-flop on the following paths:

- ▶ From Flip-flop REQUEST\_X\_REG
- ▶ To Flip-flop CAPTURE\_REQ\_SYNC\_Y\_REG\_I0/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{xy}$ )
- ▶ From flip-flop TIMEBASE\_CAPTURE\_ACK\_P2E\_Y\_REG
- ▶ To flip-flop CAPTURE\_ACK\_SYNC\_Z\_REG\_I0/SYNC\_REG(0)
- ▶ (propagation delay  $\Delta t_{yz}$ )

The maximum propagation delay of three CAN clock periods minus the setup time of destination flip-flops shall not be exceeded on the following paths:

- ▶ From Flip-flops TIMEBASE\_TIME\_YY\_REG to Flip-flops Timestmap\_ZZ\_REG
- ▶ (propagation delay  $\Delta t_{xxyy}$ )

#### e) Critical Combinational Logic

One critical design element is the multiplexer in front of the flip-flops of Timestmap\_ZZ\_REG. Because of the fact that one input signal of the multiplexer comes from another clock domain (TIMEBASE\_TIME\_YY\_REG), it is in theory possible that depending on the design of the instantiated/implemented multiplexer a toggling input signal causes a toggling at the multiplexer output.

If this toggling at the output occurs near the point in time of the clock edge of the flip-flops Timestmap\_ZZ\_REG, these flip-flops can fall into a metastable state or switch to an undesired output value.

To avoid potential problems, it is recommended to check in the back-end flow that the instantiated multiplexer circuit in front of the CAN clock domain flip-flops Timestmap\_ZZ\_REG is a glitch free design.

## 1.9.2 Resets

Each clock domain has its own single reset input (xxx\_RESET\_N). The XS\_CAN does not embed reset synchronizers, i.e., the reset inputs are directly connected to the asynchronous reset inputs of each Flip Flop located in the dedicated clock domain.

The XS\_CAN supports only a global reset over all clock domains. Thus, the reset inputs of all domains have to be asserted (set to low) at the same time, and each has to be de-asserted (set to high) synchronously to the dedicated domain clock.

The following figure shows the recommended reset circuit.




Figure 76. XS\_CAN\_TOP Reset Circuit

Following is the waveform for the reset circuit after synchronization:




Figure 77. Reset Synchronization Waveform

### 1.9.2.1 Behavior While Reset Active

Here below is the XS\_CAN behavior when its resets are active, or its clocks are off:

During reset( $HOST\_RESET\_N=0$ ,  $CAN\_RESET\_N=0$ ),  $HOST\_AHB\_HREADYOUT$  is asserted high by the IP so that bus does not get hung. Accessing the IP during reset is not recommended and accessing the IP when the clocks are off result in hangup.

## 1.10 Application Information

### 1.10.1 Bit Rate and Performance

The bit rates (nominal bit rate, FD Data bit rate, XL Data bit rate) supported by the XS\_CAN IP depend on the system parameters: host clock frequency, CAN clock frequency, number of RX filter elements, latency to the memories LMEM and SMEM, and number of XS\_CANs connected to the same LMEM.

An excel-sheet [4] is provided with the XS\_CAN IP to check if a specific combination of bit rates (nominal bit rate, FD Data bit rate, XL Data bit rate) and SMEM/LMEM latencies is functional under specific system parameters. Here below is an extract of a configuration set in the excel-sheet [4].

The XS\_CAN IP module is set to support:

- Nominal bit rate: 0.8Mbps
- FD Data bit rate: 8Mbps
- XL Data bit rate: 20Mbps (CAN Clk Frequency 160MHz)
- RX Filter elements used: Up to 127 filter element configurations, with 1 or 2 comparisons each

- LMEM shared by 4 XS\_CANs

Host clock frequency has dependency on the type of burst transfers used to access LMEM while message reception is ongoing. Refer the excel sheet for the minimum host clock frequency required for each type of burst to ensure that received frame is not dropped.

### 1.10.2 Time Stamping Offset

Due to internal propagation delays for the timestamping in the Protocol Controller (1 CAN clock cycle) and the clock domain crossing for the time capturing (n clock cycles, depending on the clock frequency ratio between the CAN and the TIMEBASE domain) a certain offset has to be considered to derive the correct time.

These are the formulas for the offset:

$$TS\_offset\_max = 2 \text{ CAN\_CLK period} + 3 \text{ TIMEBASE\_CLK period}$$

$$TS\_offset\_min = 2 \text{ CAN\_CLK period} + 2 \text{ TIMEBASE\_CLK period}$$

This is the formula for the corrected timestamp:

$$\text{Corrected Timestamp} = \text{Timestamp in RX message/ TX Event fifo queue} - TS\_offset$$

The following table shows offsets for typical clock frequencies:

The first two columns contain the clock frequencies of the CAN\_CLK and the TIMEBASE\_CLK, measured in MHz. The third and fourth column contain the minimum and maximum TS\_offset of the captured timestamp in multiple of TIMEBASE\_CLK cycles, for TX and RX. The last two columns show the interpretation of the TS\_offset in nano seconds.

Table 135. Time Stamping Offset

CAN_CLK [MHz]	TIMEBASE_CLK [MHz]	TS_offset_min [TIMEBASE_CLK cycles]	TS_offset_max [TIMEBASE_CLK cycles]	TS_offset_min [ns]	TS_offset_max [ns]
80	80	4	5	50,00	62,50
80	160	6	7	37,50	43,75
80	240	8	9	33,33	37,50
80	320	10	11	31,25	34,38
160	80	3	4	37,50	50,00
160	160	4	5	25,00	31,25
160	320	6	7	18,75	21,88

## 1.11 Programming Guidelines

### 1.11.1 Start Operation

Steps to program and start the IP.

1. Ensure that all the clocks are up and running and the resets are de-asserted. HOST\_CLK\_AON must be turned ON for configuring MH and IRC registers and CAN\_CLK\_AON must be turned ON for configuring PRT registers. Wait for at least 20 clock cycles (HOST\_CLK\_AON) after reset before read write to MH and PRT registers.
2. Configure the registers in Message Handler, PRT and IRC. Refer Chapter Software Interface in MH,PRT and IRC sections in [11] for details.
3. Enable MH and start PRT. Enqueue messages only after PRT is started.

### 1.11.2 Stop Operation

Steps to stop the IP.

1. Stop PRT and MH by writing to registers. Details on how to stop PRT is given in section 1.6.6.5 Starting and Stopping the Module in [11]. MH can be stopped by writing to register MH\_CTRL.MH\_EN.

### 1.11.3 Power Down Mode

XS\_CAN IP can be brought to power down state by stopping the clocks HOST\_CLK, CAN\_CLK and TIMEBASE\_CLK externally from the system. There is no internal mechanism to do this in the IP. The clocks HOST\_CLK\_AON and CAN\_CLK\_AON are always ON clocks and should not be turned off during the operation of the IP.

The user must proceed in the following way

Step 1: Stop the IP by stopping the PRT and MH. This is done by writing to registers of the XS\_CAN.

Step 2: Disable the clocks: HOST\_CLK, CAN\_CLK, TIMEBASE\_CLK

## 1.12 Detailed Design Information

### 1.12.1 Port Description

Table 136. Port List (page 1 of 3)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<b>CLOCKS</b>					
HOST_CLK	1	I	Host Clock	rising edge	HOST_CLK
HOST_CLK_AON	1	I	Always ON Host Clock	rising edge	na
CAN_CLK	1	I	CAN Clock	rising edge	na
CAN_CLK_AON	1	I	Always ON CAN Clock	rising edge	na
TIMEBASE_CLK	1	I	Timebase Clock	rising edge	TIMEBASE_CLK
<b>RESETS</b>					
HOST_RESET_N	1	I	Asynchronous Top Level Reset	Low	HOST_CLK
CAN_RESET_N	1	I	Asynchronous Reset for PRT	Low	CAN_CLK
TIMEBASE_RESET_N	1	I	Asynchronous Reset for Timebase	Low	TIMEBASE_CLK
<b>HOST AHB SLAVE INTERFACE</b>					
HOST_AHB_HADDR	19	I	Address	na	HOST_CLK
HOST_AHB_HSELX	1	I	Select	High	HOST_CLK
HOST_AHB_HTRANS	2	I	Transfer type	na	HOST_CLK
HOST_AHB_HBURST	3	I	Burst type	na	HOST_CLK
HOST_AHB_HMASTLOCK	1	I	Master lock	na	HOST_CLK
HOST_AHB_HSIZE	3	I	Burst size	na	HOST_CLK
HOST_AHB_HWRITE	1	I	Read or write bit	na	HOST_CLK
HOST_AHB_HPROT	4	I	Protection type	na	HOST_CLK
HOST_AHB_HWDATA	32	I	Write data	na	HOST_CLK
HOST_AHB_HRDATA	32	O	Read data	na	HOST_CLK
HOST_AHB_HREADYOUT	1	O	Ready	High	HOST_CLK
HOST_AHB_HRESP	2	O	Response	na	HOST_CLK
<b>DMA REQUEST SIGNALS</b>					
TXFQ_WREQ	1	O	TX FIFO Queue write request from VBM	High	HOST_CLK
TXPQ_WREQ	1	O	TX Priority Queue write request from VBM	High	HOST_CLK
TXEF_RREQ	1	O	TX Event FIFO Queue read request from VBM	High	HOST_CLK
RXFQ0_RREQ	1	O	RX FIFO Queue 0 read request from VBM	High	HOST_CLK
RXFQ1_RREQ	1	O	RX FIFO Queue 1 read request from VBM	High	HOST_CLK
CTM_TX_WREQ	1	O	Not Applicable for FMM	High	HOST_CLK
CTM_RX_RREQ	1	O	Not Applicable for FMM	High	HOST_CLK
CTM_RESP	2	I	Not Applicable for FMM	na	HOST_CLK

Table 136. Port List (page 2 of 3)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<b>Sideband Signals</b>					
<i>MH_EN</i>	1	O	MH Enable	High	HOST_CLK
<i>CTM_BC_ERR</i>	1	O	Not Applicable for FMM	High	HOST_CLK
<i>CTM_EN</i>	1	O	Not Applicable for FMM	High	HOST_CLK
<i>CTM_DESCRIPTOR</i>	64	O	Not Applicable for FMM	na	HOST_CLK
<b>INTERRUPTS (LEVEL BASED)</b>					
<i>FUNC_TX_INT</i>	1	O	TX Functional interrupts	High	HOST_CLK
<i>FUNC_RX_INT</i>	1	O	RX Functional interrupts	High	HOST_CLK
<i>ERR_INT</i>	1	O	Error interrupt	High	HOST_CLK
<i>SAFETY_INT</i>	1	O	Safety interrupt	High	HOST_CLK
<b>LMEM PROTECTION</b>					
<i>LMEMPC_START_ADDR</i>	18	I	LMEM Protection config start address	na	ASYNC
<i>LMEMPC_END_ADDR</i>	18	I	LMEM Protection config end address	na	ASYNC
<i>LMEM_PROTECT_EVENT</i>	1	O	LMEM Protect event	Pulse High	HOST_CLK
<b>TRANSCEIVER INTERFACE</b>					
<i>TXD</i>	1	O	Serial digital transmit to SoC pin TXD, see chapter Hardware interface	na	CAN_CLK
<i>CAN_RX</i>	1	I	Serial digital receive to SoC pin CAN_RX, see chapter Hardware interface	na	ASYNC
<b>TIMEBASE INTERFACE</b>					
<i>TIMEBASE_TIME</i>	64	I	Time value of external time base	na	TIMEBASE_CLK
<b>LMEM INTERFACE</b>					
<i>LMEM_READY</i>	1	I	When set to 0, Bus is busy and when it is 1, the transaction is complete	High	HOST_CLK
<i>LMEM_ECC_UE</i>	1	I	ECC uncorrectable error	Pulse High	HOST_CLK
<i>LMEM_ECC_CE</i>	1	I	ECC correctable error	Pulse High	HOST_CLK
<i>LMEM_RDATA</i>	32	I	Read data	na	HOST_CLK
<i>LMEM_ADDR</i>	18	O	Address	na	HOST_CLK
<i>LMEM_WDATA</i>	32	O	Write data	na	HOST_CLK
<i>LMEM_CS</i>	1	O	Chip select	Low	HOST_CLK
<i>LMEM_WE</i>	1	O	Write Enable	na	HOST_CLK
<i>LMEM_BURST</i>	1	O	LMEM Burst Signal	na	HOST_CLK
<i>LMEM_BURST_LEN</i>	2	O	LMEM Burst Length	na	HOST_CLK
<b>STATIC SIGNALS (required for mode of operation)</b>					
<i>ONLY_CC</i>	1	I	Restricts the PRT to Classical CAN frame format	High	na
<i>ONLY_CC_FD</i>	1	I	Restricts the PRT to Classical CAN and CAN FD frame formats	High	na
<i>NO_SAFETY_NO_CTM</i>	1	I	When set to 1, CTM and all safety features are disabled.	High	na
<i>TSS_EN</i>	1	I	reserved	High	na
<b>PRT SIDEBAND SIGNALS</b>					
<i>SAMPLE_POINT</i>	1	O	CAN Sample point; for debug and demonstration purpose	High	CAN_CLK
<i>STAT_ACT</i>	2	O	Actual value of register STAT.ACT	na	CAN_CLK
<i>BUS_ERR</i>	1	O	Error detected on CAN bus or Protocol Exception Event detected	High	CAN_CLK

Table 136. Port List (page 3 of 3)

Signal	Bit Width	I/O	Description	Active Level	Clock Domain
<i>TXD_NRZ_DEBUG</i>	1	O	NRZ coded TX signal provided by PRT; for debug and demonstration purpose	High	CAN_CLK
<i>IS_TRANSMITTER</i>	1	O	Current Transmitter of a CAN frame	High	CAN_CLK
<i>GROUP_TR</i>	1	I	Indicates other CAN IP modules sharing the same transceiver currently	High	CAN_CLK
<b>MH Sideband signals</b>					
<i>RX_MSG_STORE_SUCC</i>	1	O	Indicates the successful storage of RX messages in RX FIFO	Pulse High	HOST_CLK
<i>RX_MSG_ALERT</i>	1	O	Set to 1 when incoming message matches with a filter with ALERT bit set to 1	High	HOST_CLK
<i>SP_BEFORE_DOM_REC_EDGE</i>	1	O	Indicates the correct sampling of the arbitration phase	Pulse High	CAN_CLK
<b>HARDWARE DEBUG PORT</b>					
<i>HDP</i>	16	O	Hardware Debug Port	na	na

## 1.13 Glossary

Table 137. Glossary (page 1 of 3)

Term/Acronym	Description
AF	Acceptance Field
ASIC	Application Specific IC
ASIL	Automotive Safety Integrity Level
BCD	Binary Coded Decimal
Buffer	1x Element in the FIFO
CAN	Controller Area Network
CAN CC	CAN Classic
CAN FD	CAN with Flexible Data rate
CAN FD light	A commander / responder protocol based on CAN FD
CAN XL	CAN with extended frame Length
CDC	Clock Domain Crossing
CiA	CAN in Automation
CiA 610-1	CiA CAN XL Protocol Standard
Commander	Commander (Master) in a Commander Responder Network
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check used for data consistency check
CRU	Clock Recovery Unit
CTM	Cut Through Mode (CTM) means the IP store messages only partly in the LMEM
DFA	Dependent Failure Analysis
DIA	Development Interface Agreement
DLC	Data Length Code
DLC-XL	Data Length Code with CAN XL encoding
DMA	Direct Memory Access
VBM	Virtual Buffer Manager
DST	Destination (data destination)
E_MEM	External Memory accessible off chip
EMI	Electro-Magnetic Interference

Table 137. Glossary (page 2 of 3)

Term/Acronym	Description
ETXP	Enhanced Traffic Pause
FEC	Filter Element Configuration
FF(s)	Flip-Flop(s)
FE	Filter Element
FIFO	First In First Out
FIM	Fault Injection Module
FIR	Fault Injection Request
FM_PLL	Phase Lock Loop with Frequency Modulation to spread the noise spectrum
FMEDA	Failure Mode, Effects and Diagnostic Analysis
FMM	Full Message Mode (FMM) means the IP stores always full (complete) messages in LMEM
FPGA	Field Programmable Gate Array
GPIO	General Purpose Input / Output
HDP	Hardware Debug Port
HFI	Header Format Invalid
HFI	Header Format Invalid
HOST	This is the CPU which is hosting the X_CAN
HW	Hardware
IP	Intellectual property e.g., the XS_CAN
IR	Interrupt
IRC	Interrupt Controller
IRQ	Interrupt Request
ISO	International Standardization Organization
ISO 11898-1:2015	ISO Standard for CAN
ISO 11898-1:2024	ISO CAN protocol specification (CAN, CAN FD, CAN XL and CAN FD Light Responder)
ISO 11898-1:2024 Annex A	ISO CAN FD Light Responder Standard
ISO 21434	ISO Standard for Cybersecurity
ISO 21434	This document specifies engineering requirements for cybersecurity risk management regarding concept, product development, production, operation, maintenance and decommissioning of electrical and electronic (E/E) systems in road vehicles, including their components and interfaces
L_MEM	Local Memory accessible on chip
LMEM	Local Memory
LMEMPC	LMEM protection configuration
LSB	Least Significant Bit
MEM Memory	Memory
MESSAGE	The information package to be transported on the CAN bus
MH	Message Handler
MSB	Most Significant Bit
MSG	Message, see MESSAGE
MUX	Multiplexer
NA	Not Applicable
PARITY	Parity bit used for data consistency check
PLL	Phase Locked Loop
PRT	Protocol Controller
PWM	Pulse Width Modulation
PWME	Pulse Width Modulation Encoder

Table 137. Glossary (page 3 of 3)

Term/Acronym	Description
PWML	PWM long phase length
PWMO	PWM time offset parameter
PWMS	PWM short phase length
QUEUE	Buffer e.g., for Messages
REFP	Reference Pairs
Responder	Responder (Slave) in a Commander Responder Network
RTL	Register Transfer Level (design abstraction level)
RX	Receive, e.g., reception of a frame on the CAN bus
RXFQ	Rx FIFO Queue
RxMsg	Rx Message
RxQE	RX FIFO Queue Element (RXQE)
S_MEM	System Memory. This memory could be an on-chip RAM or an E_MEM
SDT	SDU Type
SEC	Simple Extended Content
SEooC	Safety Element out of Context
SMEM	System Memory
SoC	System on Chip
SPI	Serial Peripheral Interface
SRAM	On chip Static RAM
SRC	Source (data source)
SW	Software
TEFQ	TX Event FIFO Queue
TEQE	TX Event Queue Element
TPE	TX Pause Enhanced
TSS	Transceiver Sharing Switch
Tx	Transmit
TX	Transmit, e.g., transmission of a frame on the CAN bus
Tx FIFO	dynamic message memory where the message are transmitted in the order of First in First out
Tx Pause	Delay of the next transmit message, see TSM
Tx Queue	dynamic message memory where the message are transmitted in the order of their CAN priority
TX SCAN	SCAN Process used to select the TX message having the highest priority before sending if to the PRT
TXFQ	TX FIFO Queue
TXPQ	Tx Priority Queue
TXQE	TX Queue Element
VCID	Virtual CAN Network ID
VHDL	VHSIC Hardware Description Language
VHSIC	Very High-Speed Integrated Circuit
WORD	Data word used by X_CAN architecture = 32 bit = DWORD
X_CAN	Family of CAN IP supporting CAN XL protocol
XCAND	X_CAN with embedded DMA
XS_CAN	Slim CAN XL IP

## 1.14 References

This document refers to the following documents:

Ref	Author(s)	Title
-----	-----------	-------

[1] ISO	ISO 11898-1:2024 CAN data link layer and physical signaling
[2] CAN in Automation	CiA 610-2 CAN XL Protocol Specification,
[3] (Not Applicable)	
[4] MS/EEJ	calc_min_host_clk_freq.xlsx Version 0.6
[5] AHB	AMBA 2 ARM IHI 0011A
[6] APB	AMBA 4 ARM IHI 0011A
[7] ISO	ISO 26262-5:2018 Road vehicles - Functional safety
[8] IEC	IEC/TR 62380:2004 Reliability data handbook - Universal model for reliability prediction of electronics components, PCBs and equipment
[9] AIAG & VDA	AIAG & VDA FMEA Handbook - 1st Edition - June 2019
[10] CAN in Automation	CiA 604-3 CAN FD Light
[11] XS_CAN User Manual	

## 1.15 User Manual Version History

Table 138. Local Change History

Version	Date of Issue	Description
1.2	Sept 25, 2025	1) XSCAN_VERSION register value updated to 'h101 for patch release. 2) LMEM Timing diagram for back to back Burst Read updated. 3) Register Description updated for LOCK and CTRL registers in PRT under section 1.6.5.
1.1	Jul 14, 2025	Typo corrections, Table in section 1.5.6.7.4 corrected, Section 1.5.6.7.2 RX Handler Arbiter description updated, Missing Table numbers and figure numbers added.
1.0	Jul 01, 2025	Version for Full Message Mode.

## 1.16 Disclaimer

### LEGAL NOTICE

© Copyright 2008-2025 by Robert Bosch GmbH and its licensors. All rights reserved.

"Bosch" is a registered trademark of Robert Bosch GmbH.

The content of this document is subject to continuous developments and improvements. All particulars and its use contained in this document are given by BOSCH in good faith.

NO WARRANTIES: TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON, EITHER EXPRESSLY OR IMPLICITLY, WARRANTS ANY ASPECT OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING ANY OUTPUT OR RESULTS OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO UNLESS AGREED TO IN WRITING. THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS BEING PROVIDED "AS IS", WITHOUT ANY WARRANTY OF ANY TYPE OR NATURE, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTY THAT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS FREE FROM DEFECTS.

ASSUMPTION OF RISK: THE RISK OF ANY AND ALL LOSS, DAMAGE, OR UNSATISFACTORY PERFORMANCE OF THIS SPECIFICATION (RESPECTIVELY THE PRODUCTS MAKING USE OF IT IN PART OR AS A WHOLE), SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO RESTS WITH YOU AS THE USER. TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON EITHER EXPRESSLY OR IMPLICITLY, MAKES ANY REPRESENTATION OR WARRANTY REGARDING THE APPROPRIATENESS OF THE USE, OUTPUT, OR RESULTS OF THE USE OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, BEING CURRENT OR OTHERWISE. NOR DO THEY HAVE ANY OBLIGATION TO CORRECT ERRORS, MAKE CHANGES, SUPPORT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, DISTRIBUTE UPDATES, OR PROVIDE NOTIFICATION OF ANY ERROR OR DEFECT, KNOWN OR UNKNOWN. IF YOU RELY UPON THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, YOU DO SO AT YOUR OWN RISK, AND YOU ASSUME THE RESPONSIBILITY FOR THE RESULTS. SHOULD THIS

SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL LOSSES, INCLUDING, BUT NOT LIMITED TO, ANY NECESSARY SERVICING, REPAIR OR CORRECTION OF ANY PROPERTY INVOLVED TO THE MAXIMUM EXTEND PERMITTED BY LAW.

DISCLAIMER: IN NO EVENT, UNLESS REQUIRED BY LAW OR AGREED TO IN WRITING, SHALL THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS OR ANY PERSON BE LIABLE FOR ANY LOSS, EXPENSE OR DAMAGE, OF ANY TYPE OR NATURE ARISING OUT OF THE USE OF, OR INABILITY TO USE THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING, BUT NOT LIMITED TO, CLAIMS, SUITS OR CAUSES OF ACTION INVOLVING ALLEGED INFRINGEMENT OF COPYRIGHTS, PATENTS, TRADEMARKS, TRADE SECRETS, OR UNFAIR COMPETITION.

INDEMNIFICATION: TO THE MAXIMUM EXTEND PERMITTED BY LAW YOU AGREE TO INDEMNIFY AND HOLD HARMLESS THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, AND EMPLOYEES, AND ANY PERSON FROM AND AGAINST ALL CLAIMS, LIABILITIES, LOSSES, CAUSES OF ACTION, DAMAGES, JUDGMENTS, AND EXPENSES, INCLUDING THE REASONABLE COST OF ATTORNEYS' FEES AND COURT COSTS, FOR INJURIES OR DAMAGES TO THE PERSON OR PROPERTY OF THIRD PARTIES, INCLUDING, WITHOUT LIMITATIONS, CONSEQUENTIAL, DIRECT AND INDIRECT DAMAGES AND ANY ECONOMIC LOSSES, THAT ARISE OUT OF OR IN CONNECTION WITH YOUR USE, MODIFICATION, OR DISTRIBUTION OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, ITS OUTPUT, OR ANY ACCOMPANYING DOCUMENTATION.

GOVERNING LAW: THE RELATIONSHIP BETWEEN YOU AND ROBERT BOSCH GMBH SHALL BE GOVERNED SOLELY BY THE LAWS OF THE FEDERAL REPUBLIC OF GERMANY. THE STIPULATIONS OF INTERNATIONAL CONVENTIONS REGARDING THE INTERNATIONAL SALE OF GOODS SHALL NOT BE APPLICABLE. THE EXCLUSIVE LEGAL VENUE SHALL BE DUESSELDORF, GERMANY.

MANDATORY LAW SHALL BE UNAFFECTED BY THE FOREGOING PARAGRAPHS.

INTELLECTUAL PROPERTY OWNERS/COPYRIGHT OWNERS/CONTRIBUTORS: ROBERT BOSCH GMBH, ROBERT BOSCH PLATZ 1, 70839 GERLINGEN, GERMANY AND ITS LICENSORS.



Robert Bosch GmbH  
Robert-Bosch-Platz 1  
70839 Gerlingen-Schillerhöhe