Skip to main content
Automotive semiconductors and sensors from Bosch
Have questions about our products? Our team is here to help with product inquiries and provide assistance.
M_CAN add-on

DMU - DMA Unit

DMU - DMA Unit | Supports DMA transfers between M_CAN Message RAM and System Memory

Up to 64 byte data transfer in CAN FD frames

The DMU signals to the attached DMA Controller (DMA request) when there is a newly received message available at one of the attached M_CAN's Rx FIFOs respectively when there is the possibility to load a new Tx message into the M_CAN's Tx FIFO/Queue.

The DMA controller then autonomously transfers the received message from the M_CAN's Message RAM to the System Memory or the message to be transmitted from the System Memory to the M_CAN's Message RAM.

After the DMA transfer has completed, the DMU acknowledges this to the M_CAN's Rx FIFO respectively sets the related M_CAN's transmission request.

Benefits

Offloads tasks from the CPU to the DMA controller

Enables DMA transfers of M_CAN FIFO elements and optional TSU timestamps between Message RAM and system memory.

Available for integration into microcontrollers, ASICs, and FPGAs.

DMA unit for ASIC Design

DMU
  • 4.6k gates
Deliverables
  • VHDL source code
  • Documentation

DMA unit for FPGA Design

Intel / Altera
  • 4.6k gates
AMD / Xilinx
  • 4.6k gates
Deliverables
  • Encrypted VHDL source code
  • Documentation
  • DMU details
    DMU details

Downloads

Download

Whitepaper M_CAN add-ons

Download

DMU Handling